Nanoelectronics
EE-535
This file is part of the content downloaded from Nanoelectronics.
Welcome to Nanoelectronics Master course (EE535)
Teacher: A.M. Ionescu
No lecture - holidays.
Lecture 2
- Lecture #2 - Limits of CMOS Scaling and advanced transistor architecturesr (File)
- Reading 1 for lecture #2 - quantum limit of Moore's law (File)
- Reading 2 for lecture #2 for fundamental switching limit kTln2 (File)
Lecture 3 - CMOS at the end of scaling: FinFETs, PD and FD SOI FET, GAA FET, Junctionless FET
Finalizing Lecture # 3 slides + Lecture #4 Tunnel FETs
finalizing Lecture #4 - Tunnel FETs
Holidays break - no lecture
Finalization of Negative capacitance lecture + Examp preparation examples
Finalize Lecture 5 - Negative Capacitance
Lecture #6 Functional oxides + QCM
Single Electron Electronics
Lecture 8 - Single Electron Transistors
Finalizing Single electronics + Quantum computing applications + examples of questions for exam
Lecture 9 - Emerging memories
- Lecture #10 QCM and WL (File)
- Exam preparation examples (File)
- Exam preparation (File)
- Lecture 9 Emerging Memories (File)