



Lab. On HW-SW Digital Systems Codesign EE-390(a)

Session 3

Design exploration & optimization using HLS

Prof. David Atienza


Dr. Denisa Constantinescu, Dr. Miguel Peón-Quirós,
Mr. Rubén Rodríguez-Álvarez, Ms. Stasa Kostic, Mr. Karan Pathak



High-level synthesis (HLS) design flow for HW accelerators

DESIGN FLOW

VALIDATION FLOW




- How to perform a **Design Space Exploration** using Vitis HLS
- How to **optimize loops** in Vitis HLS
- Understand the **HLS workflow**: how C/C++ code is synthesized into RTL logic

Design Space Exploration (DSE)

Metrics:

- Latency
- Throughput
- Energy
- Resources (Area)



Resource Usage


	Verilog
SLICE	741
LUT	1634
FF	2592
DSP	0
BRAM	2
URAM	0
LATCH	0
SRL	142
CLB	0

Final Timing

	Verilog
CP required	10.000
CP achieved post-synthesis	6.747
CP achieved post-implementation	7.151

Timing met

Vitis HLS Solutions




Solution in Vitis HLS share the same code but apply different optimizations through the **directives**. These solutions can present resources-performance trade-off in the **Design Space**.

Post-synthesis reports:

- Resources: Implementation table
- Timings: Timings summary
- Solutions: Comparative report

 **Build the DSE**

Optimization
types



// source: accelerator.cpp
pragma OPTIMIZATION OPTION=2
e.g. **INTERFACES**

// source: directives.tcl
set_directive_optimization [OPTIONS]
e.g. **Parallelization with different factors**

// source: setup.tcl
set_command_optimization [OPTIONS]
e.g. **Burst transaction width**

- There is a full list of pragmas and directives optimizations.
- The most important ones are:
 - Loops optimizations
 - Pipelining
 - Unrolling
 - Merging
 - Flattening
 - Array optimizations (Next week with Denisa)
 - Partitioning
 - Reshaping
 - Type of data storage
 - Dataflow

Loops optimizations: Unrolling

Not unrolled (baseline)


```
Loop_1: for(int i = 0; i < LENGTH; i++) {
    o[i] = a[i] + b[i];
}
```

Factor=2

```
Loop_1: for(int i = 0; i < LENGTH; i+=2) {
    o[i] = a[i] + b[i];
    o[i+1] = a[i+1] + b[i+1];
}
```

Factor=4

```
Loop_1: for(int i = 0; i < LENGTH; i+=4) {
    o[i] = a[i] + b[i];
    o[i+1] = a[i+1] + b[i+1];
    o[i+2] = a[i+2] + b[i+2];
    o[i+3] = a[i+3] + b[i+3];
}
```



Separated loops (baseline)


```
loop_0: for(int i = 0; i < LENGTH; i++) {
    if(sel[i])
        o[i] = a[i] + b[i];
}
loop_1: for(int i = 0; i < LENGTH; i++) {
    if(!sel[i])
        o[i] = a[i] - b[i];
}
```

Merged loops


```
loop_0: for(int i = 0; i < LENGTH; i++) {
    if(sel[i])
        o[i] = a[i] + b[i];
    if(!sel[i])
        o[i] = a[i] - b[i];
}
```

Scheduler view

baseline




Merged



Only perfect and imperfect loops can be flattened

- Perfect nested loops
 - Logic code only on innermost loop
 - Loop bounds fixed
- Semi-perfect nested loops
 - Logic code only on innermost loop
 - Only outer loop bound variable (the rest are fixed)
- Imperfect Nested loops
 - Loops for which the previous conditions are not met



Loops optimizations: Flattening

Separated loops (baseline)

```
loop_i: for(int i = 0; i < LENGTH; i++) {
    loop_j: for(int j = 0; j < WIDTH; j++) {
        acc += A[i * WIDTH + j];
    }
}
```

Flattened

```
loop_i_j: for(int i = 0; i < LENGTH * WIDTH; i++) {
    acc += A[i];
}
```


Note: Use ***LOOP_TRIPCOUNT*** pragma or directive in ***variable bounded loops*** to allow Vitis HLS to report a minimum and maximum number of iterations. If not done, Vitis HLS will be unable to estimate the ***total execution time***.

Loops optimizations: Pipelining

Example code


```
ap_uint<32> a[LENGTH];
ap_uint<32> b[LENGTH];
ap_uint<32> c[LENGTH];

loop_1: for(int i = 0; i < LENGTH; i++) {
    o[i] = a[i] + b[i];
}
```




- The **Iteration Interval (II)** represents the number of cycles there is between two consecutives elements of data at the output. It measures the **throughput** of the function being analyzed.

Not pipelined



Pipelined





C++ description

```

int temp = 0;
for( int i=0 ; i<100 ; i++ ) {
    temp = (a[i] + b[i]) * temp + (b[i] * c[i]);
}
  
```


Assume:

$$t_A = 6ns$$


$$t_M = 9ns$$

$$t_R = 0ns$$

Data Flow Graph



Synthesis Flow



Critical path: $t_{path} = ?$

Iteration Latency: ?

Initiation Interval: ?



Synthesis Flow

C++ description

```

int temp = 0;
for( int i=0 ; i<100 ; i++ ) {
    temp = (a[i] + b[i]) * temp + (b[i] * c[i]);
}
  
```

Assume:

$$t_A = 6ns$$

$$t_M = 9ns$$

$$t_R = 0ns$$

Timings model:



$$T_L = \#iterations * II * T_{clk}$$

Resources model:

$$C_R = 2 * \#ADDs + 3 * \#MULs + 1 * \#REGs$$

Solution: $L_I = 1$ cycle, $II = 1$ cycle, $T_{clk} = 21ns$

Data Flow Graph



Critical path: $t_{path} = 21ns$

Iteration Latency: $L_I = 1$ cycle

Initiation Interval: $II = 1$ cycle

Total execution time

$$T_L = 100 * 3 * 21ns = 2100ns$$

Resources cost


$$C_R = 2 * 2 + 3 * 2 + 1 * 1 = 11$$



Synthesis Flow

Solution: $T_{clk} = 10ns$ ASAP with $II = 3$

DFG



Step	Scheduling	Allocation		
		ADD	MUL	REG
S0				
S1				
S2				
S3				
S4				
S5				


T_{clk}				
II				
ADD		MUL	REG	
T_L				
C_R				



Synthesis Flow

Solution: $T_{clk} = 10ns$ ALAP with $II = 3$

DFG



Step	Scheduling	Allocation		
		ADD	MUL	REG
S0				
S1				
S2				
S3				
S4				
S5				


T_{clk}				
II				
ADD		MUL	REG	
T_L				
C_R				



Synthesis Flow

Solution: $T_{clk} = 10ns$ ASAP with $II = 2$

DFG



Step	Scheduling	Allocation		
		ADD	MUL	REG
S0				
S1				
S2				
S3				
S4				
S5				


T_{clk}				
II				
ADD		MUL	REG	
T_L				
C_R				



Synthesis Flow

Solution: $T_{clk} = 10ns$ ALAP with $II = 2$

DFG



Step	Scheduling	Allocation		
		ADD	MUL	REG
S0				
S1				
S2				
S3				
S4				
S5				


T_{clk}				
II				
ADD		MUL	REG	
T_L				
C_R				



Synthesis Flow


Solution: $T_{clk} = 15ns$ with $II = 2$

DFG




Step	Scheduling	Allocation		
		ADD	MUL	REG

T_{clk}				
II				
ADD		MUL	REG	
T_L				
C_R				



Solutions table

Solution	$T_L(ns)$	$C_R(ns)$






Synthesis Flow

Scheduling

Binding



Allocated Resources

FSM	MUX1	MUX2	MUX3	MUX4	MUX5
S0					
S1					

#ADD	1	#MUL	1	#REG	1
------	---	------	---	------	---

C++ description

```
int temp = 0;
for( int i=0 ; i<100 ; i++ ) {
    temp = (a[i] + b[i]) * temp + (b[i] + c[i]);
}
```

Assume:

$$t_A = 6ns$$

$$t_M = 9ns$$

$$t_R = 0ns$$


Timings model:

$$T_L = \#iterations * II * T_{clk}$$

Resources model:

$$C_R = 2 * \#ADDs + 3 * \#MULs + 1 * \#REGs$$

Data Flow Graph



Explore:

ASAP II=2 II=3

ALAP II=2 II=3

$$T_{clk} = \min$$

$$T_{clk} = 15ns$$

Binding for any solution
with $T_{clk} = \min$


Synthesis Flow Analysis and Debugging

Flow Navigator

- C SIMULATION**
 - Run C Simulation
 - Reports & Viewers
 - Pre-Synthesis Control Flow
- C SYNTHESIS**
 - Run C Synthesis
 - Reports & Viewers
 - Report
 - Function Call Graph
 - Schedule Viewer
 - Dataflow Viewer
- C/RTL COSIMULATION**
 - Run Cosimulation
 - Reports & Viewers
 - Report
 - Function Call Graph
 - Timeline Trace
 - Wave Viewer

Analysis

Debugging



Performance & Resource Estimates

Modules % Loops

Modules & Loops	Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
moving_avg				-	183	1,830E3	-	184	-	no	0	0	2272	3788	0
moving_avg_Pipeline_LOOP_ACCUM	II Violation			-	175	1,750E3	-	175	-	no	0	0	423	512	0
LOOP_ACCUM	II Violation	Memory Dependency 1		-	173	1,730E3	15	4	40	yes	-	-	-	-	-

- **Always remember: you are not programming in C!**
- You are defining a behavior: The C++ description functionality matches the generated HW functionality
- Not all C++ features are available
- You can rewrite the C description to guide the compiler and synthesizer towards a desired design (dependencies)

HLS translation table

C++	Generated HW
Functions	Modules with I/Os
Arguments	Ports of modules
Private variables	Local signals
Static variables	Registers
Arrays	Storage units (Memories)
Arrays or pointers in arguments	Memory ports
Variables	Signals (Wires)
Function calls	Modules instantiation

C++ Unsupported Features
System Calls
Dynamic memory allocation
Pointer casting only for not C++ types
Pointers to pointers
Function pointers
Recursive functions
Undefined behaviors for conditions
Virtual functions and pointers

Over the next session

If statement example



```
if(x == 0) {
    a = ...
} if else (x < 5) {
    a = ...
} if else (x == 5) {
    a = ...
}
```

Undefined
behavior



```
if(x == 0) {
    a = ...
} if else (x < 5) {
    a = ...
} if else (x == 5) {
    a = ...
} else {
    a = ...
}
```

Define
behavior for
ALL cases




```
a = 0;

if(x == 0) {
    a = ...
} if else (x < 5) {
    a = ...
} if else (x == 5) {
    a = ...
}
```

Initialization of
the variable

- How to perform a **Design Space Exploration** in HLS using:
 - Several **loop optimizations** pragmas: unrolling, merging, flattening, pipelining.
 - Adding **resources constraints**.
 - Changing **the target frequency**.
 - **C/C++ description rewriting** to help the interpreter understand the data dependencies.
- How HLS synthesizes C/C++ into HW through the **Scheduling, Allocation and Binding**.
- How the **Initiation Interval (II)** is directly related with the **throughput** and the **total execution time** and depends on the carried loop dependencies and the number of resources available.
- You have seen tools in **Vitis HLS** that will help us optimizing your HW:
 - Creating different **solutions** through the use of **directives**
 - **Solution summary reports** -> Giving us estimations of the **timings** and the **resources** consumption
 - **Analysis reports** -> How the tool is synthesizing the C/C++ description



Questions?

Rubén Rodríguez Álvarez

EPFL – Embedded Systems Laboratory
ruben.rodriquezalvarez@epfl.ch



Lab. On HW-SW Digital Systems Codesign EE-390(a)

Templates for Scheduling, Allocation and Binding

Prof. David Atienza

Dr. Denisa Constantinescu, Dr. Miguel Peón-Quirós,
Mr. Rubén Rodríguez-Álvarez, Ms. Stasa Kostic, Mr. Karan Pathak

C++ description

```
int temp = 0;
for( int i=0 ; i<100 ; i++ ) {
    temp = (a[i] + b[i]) * temp + (b[i] + c[i]);
}
```

Assume:

$$t_A = 6ns$$

$$t_M = 9ns$$

$$t_R = 0ns$$


Timings model:

$$T_L = \#iterations * II * T_{clk}$$

Resources model:

$$C_R = 2 * \#ADDs + 3 * \#MULs + 1 * \#REGs$$

Data Flow Graph



Explore:

ASAP II=2 II=3

ALAP II=2 II=3

$$T_{clk} = \min$$

$$T_{clk} = 15ns$$

Binding for any solution
with $T_{clk} = \min$




DFG

T_{clk}				
II				
ADD		MUL		REG
T_L				
C_R				

Step	Scheduling	Allocation		
		ADD	MUL	REG

Design Space Exploration

Solution	T_L	C_R



SOLUTION

#ADD		#MUL		#REG	
------	--	------	--	------	--

Binding

[illegible]