




COMPOSANTS SEMI-CONDUCTEURS


XII) Solutions S12

P.A. Besse

EPFL




Inverseur




$W_p = 3 W_n$



Charge




Discharge





Condition:



$$R_p C_{out} = R_N C_{out} \Rightarrow \frac{C_{out}}{W_P \mu_p} = \frac{C_{out}}{W_N \mu_N}$$



$$\frac{W_P}{W_N} = \frac{\mu_n}{\mu_P} = 3$$




NAND 3






Charge



Decharge




Condition:



$$R_p C_{out} = 3R_N C_{out} \Rightarrow \frac{C_{out}}{W_P \mu_p} = \frac{3 \cdot C_{out}}{W_N \mu_N}$$



$$\frac{W_P}{W_N} = \frac{1}{3} \frac{\mu_n}{\mu_p} = 1$$





- Quelle est cette fonction ?
- Dessinez le circuit CMOS correspondant et analysez les temps de charge et de décharge pour le «worst case».
- En utilisant la même technologie ($\mu_p = \mu_n/3$), optimisez le rapport W_p/W_n .



$$3R_p C_{out} = R_N C_{out} \Rightarrow \frac{3 \cdot C_{out}}{W_P \mu_p} = \frac{C_{out}}{W_N \mu_n}$$

↓

$$\frac{W_P}{W_N} = 3 \cdot \frac{\mu_n}{\mu_p} = 9$$






Principe

$$\begin{array}{r}
 c_4 \ c_3 \ c_2 \ c_1 \ 0 \\
 x_3 \ x_2 \ x_1 \ x_0 \\
 + \ y_3 \ y_2 \ y_1 \ y_0 \\
 \hline
 = \ c_4 \ s_3 \ s_2 \ s_1 \ s_0
 \end{array}$$


Exemple d'addition binaire: 1101 + 1001 = 10110

$$\begin{array}{r}
 10010 \quad C \\
 1101 \quad A \\
 + 1001 \quad B \\
 \hline
 = 10110 \quad S
 \end{array}$$





Calculez la table de vérité et montrez qu'elle correspond à une addition binaire



1a

1b

1c

2a

2b

2c

28 transistors

Zimmermann, Fichtner, IEEE journal of solid-state circuits, Vol. 32, No. 7, pp. 1-12.

Full Adder: layout

Weste/Harris, « CMOS VLSI design », Addison-Wesley




Table de vérité: « full adder » (1)

A	B	C	\overline{CO}	CO	\overline{S}	S
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				

retenue

somme


Table de vérité: « full adder » (1)

	A	B	C	\overline{CO}	CO	\overline{S}	S
A=B=0	0	0	0				
	0	0	1				
Au moins un «0» et un «1» →inverter	0	1	0				
	0	1	1				
	1	0	0				
A=B=1	1	0	1				
	1	1	0				
	1	1	1				
	1	1	1				

retenue somme



Calculez la table de vérité et montrez qu'elle correspond à une addition binaire



1a 1b 1c 2a 2b 2c

28 transistors

Zimmermann, Fichtner, IEEE journal of solid-state circuits, Vol. 32, No. 7, pp. 1-12.

Table de vérité: « full adder » (1)

	A	B	C	\overline{CO}	CO	\overline{S}	S
A=B=0	0	0	0	1	0		
	0	0	1	1	0		
Au moins un «0» et un «1» →inverter	0	1	0	$\overline{C}=1$	0		
	0	1	1	$\overline{C}=0$	1		
	1	0	0	$\overline{C}=1$	0		
	1	0	1	$\overline{C}=0$	1		
A=B=1	1	1	0	0	1		
	1	1	1	0	1		

retenue
somme

Table de vérité: « full adder » (1)

	A	B	C	\overline{CO}	CO	\overline{S}	S
A=B=C=0	0	0	0	1	0		
	0	0	1	1	0		
	0	1	0	1	0		
	0	1	1	0	1		
	1	0	0	1	0		
	1	0	1	0	1		
	1	1	0	0	1		
A=B=C=1	1	1	1	0	1		

retenue

somme


A=B=C=0

Au moins un «0» et un «1»
→inverter

A=B=C=1



Calculez la table de vérité et montrez qu'elle correspond à une addition binaire



1a

1b

1c

2a

2b

2c

28 transistors

Zimmermann, Fichtner, IEEE journal of solid-state circuits, Vol. 32, No. 7, pp. 1-12.

Table de vérité: « full adder » (1)

	A	B	C	\overline{CO}	CO	\overline{S}	S
A=B=C=0	0	0	0	1	0	1	0
	0	0	1	1	0	CO=0	1
	0	1	0	1	0	CO=0	1
	0	1	1	0	1	CO=1	0
	1	0	0	1	0	CO=0	1
	1	0	1	0	1	CO=1	0
	1	1	0	0	1	CO=1	0
A=B=C=1	1	1	1	0	1	0	1

A=B=C=0

Au moins un «0» et un «1»
→inverter

A=B=C=1

retenue

somme

Table de vérité: « full adder » (2)


A	B	C	\overline{CO}	CO	\overline{S}	S
0	0	0	1	0	1	0
0	0	1	1	0	0	1
0	1	0	1	0	0	1
0	1	1	0	1	1	0
1	0	0	1	0	0	1
1	0	1	0	1	1	0
1	1	0	0	1	1	0
1	1	1	0	1	0	1

retenue

somme


Exercice 12.6: Full adder: alternative

Déterminez les boîtes correspondantes avec parallèle \leftrightarrow série




Exercice 12.6: Full adder: alternative

Déterminez les boîtes correspondantes avec parallèle \leftrightarrow série



Exercice 12.6: Full adder: alternative

Longue chaine de transistors en série → Lent !



Version standard

