



# PHYSIQUE DES COMPOSANTS SEMI-CONDUCTEURS



## XII) Circuits digitaux en CMOS

P.A. Besse

EPFL



- Substrat p (ou p-tub) au potentiel le plus bas.
- Gate et drain variables entre 0 et  $V_{DD}$ .
- La source est à un potentiel inférieur au drain.



Consommation



# Problème 1

# Problème 1: «NMOS logic»

Etudiez ce schéma en logique NMOS  
 Quelle condition doit-on poser sur la valeur de R ?




Table de vérité

| A | B | Out |
|---|---|-----|
| 0 | 0 |     |
| 0 | 1 |     |
| 1 | 0 |     |
| 1 | 1 |     |

Etudiez cet schéma





Table de vérité

NOR gate

| A | B | Out |
|---|---|-----|
| 0 | 0 | 1   |
| 0 | 1 | 0+  |
| 1 | 0 | 0+  |
| 1 | 1 | 0   |

Courant assez élevé

# Puce électronique en Mobyldénite (A. Kis, LANES, EPFL)






B. Radisavljevic et al. "Small-signal amplifier based on single-layer MoS<sub>2</sub>", Appl. Phys. Lett. 101, (2012)

# Puce électronique en Mobyldénite (A. Kis, LANES, EPFL, Déc. 2011)


B. Radisavljevic et al., « Integrated Circuits and Logic Operations Based on Single-Layer MoS<sub>2</sub> » *ACS Nano*, 2011, 5 (12), pp 9934–9938

## NOR gate avec uniquement des NMOS






- Substrat n (ou n-tub) au potentiel le plus haut ( $V_{DD}$ ).
- Gate et drain variables entre 0 et  $V_{DD}$ .
- La source est à un potentiel supérieur au drain.




## NMOS



analogique



## PMOS




digital





# Problème 2

Etudiez cet schéma




Etudiez cet schéma




Courant assez élevé

## «NOR»: NMOS en parallèle





## «NAND»: NMOS en série





# Mémoires floating gate: Pseudo NMOS

Configuration «NOR»







# COMPLEMENTARY- MOS logic






«0» sur les gates

«1» sur les gates

PMOS




NMOS




# Structure de base d'un circuit logique CMOS

## La complémentarité



# Inverter (NOT gate)



Traditional symbol


| Input A | Output Q |
|---------|----------|
| 0       | 1        |
| 1       | 0        |

Truth Table


<http://www.kpsec.freeuk.com/gates.htm>

# Inverter CMOS (1)

2 transistors






R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press



# Inverter CMOS (2)


*Semiconductor Devices, 2/E by S. M. Sze*






W=3

W=1



R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press

## NAND




Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 1        |
| 0       | 1       | 1        |
| 1       | 0       | 1        |
| 1       | 1       | 0        |

Truth Table

<http://www.kpsec.freeuk.com/gates.htm>

## NOR




Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 1        |
| 0       | 1       | 0        |
| 1       | 0       | 0        |
| 1       | 1       | 0        |


Truth Table

## NAND





4 transistors



## NOR







# NAND



| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 1        |
| 0       | 1       | 1        |
| 1       | 0       | 1        |
| 1       | 1       | 0        |

Truth Table

R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press



| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 1        |
| 0       | 1       | 0        |
| 1       | 0       | 0        |
| 1       | 1       | 0        |


Truth Table

R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press

# Problème 3

Utilisez la structure de base d'un circuit CMOS pour construire un «AND» ou un «OR»

**AND**




Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 0        |
| 0       | 1       | 0        |
| 1       | 0       | 0        |
| 1       | 1       | 1        |

Truth Table

<http://www.kpsec.freeuk.com/gates.htm>

**OR**




Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 0        |
| 0       | 1       | 1        |
| 1       | 0       | 1        |
| 1       | 1       | 1        |

Truth Table


**AND**


6 transistors



OR

6 transistors





Sans le PMOS, un "1" à l'entrée ne serait pas transmis correctement.


- Le NMOS transmet les "0".
- Le PMOS transmet les "1".

| S | IN | OUT |
|---|----|-----|
| 0 | 0  | OFF |
|   | 1  | OFF |
| 1 | 0  | 0   |
|   | 1  | 1   |


Bloqué

Transmis

# AND et OR en CMOS et Transmission Gate





AND



OR


5 transistors

Mais:  
Pas d'isolation  
→ Transmission du bruit



A. Stauffer, cours EPFL.

**XOR**




Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 0        |
| 0       | 1       | 1        |
| 1       | 0       | 1        |
| 1       | 1       | 0        |

Truth Table

<http://www.kpsec.freeuk.com/gates.htm>

**XNOR**



Traditional symbol

| Input A | Input B | Output Q |
|---------|---------|----------|
| 0       | 0       | 1        |
| 0       | 1       | 0        |
| 1       | 0       | 0        |
| 1       | 1       | 1        |


Truth Table

# Problème 4


# Problème 4a: XOR en CMOS

Vérifiez que la table de vérité correspond à un XOR.

10 transistors



# XOR: analyse




**XOR**

1)

| A | B | OUT1 | OUT2 |
|---|---|------|------|
| 0 | 0 |      |      |
| 0 | 1 |      |      |
| 1 | 0 |      |      |
| 1 | 1 |      |      |


# XOR: analyse



## XOR

|    | A | B | OUT1 | OUT2 |
|----|---|---|------|------|
| 1) | 0 | 0 | 1    | 0    |
| 2) | 0 | 1 |      |      |
|    | 1 | 0 |      |      |
|    | 1 | 1 |      |      |


# XOR: analyse



## XOR

|    | A | B | OUT1 | OUT2 |
|----|---|---|------|------|
| 1) | 0 | 0 | 1    | 0    |
| 2) | 0 | 1 | 0    | 1    |
|    | 1 | 0 | 0    | 1    |
| 3) | 1 | 1 |      |      |

# XOR: analyse



**XOR**


|    | A | B | OUT1 | OUT2 |
|----|---|---|------|------|
| 1) | 0 | 0 | 1    | 0    |
| 2) | 0 | 1 | 0    | 1    |
|    | 1 | 0 | 0    | 1    |
| 3) | 1 | 1 | 0    | 0    |

**NOR**

# Problème 4b: XNOR en CMOS

**A faire par vous-même:**

**Vérifiez que la table de vérité correspond à un XNOR.**



10 transistors

# Table de résumé des circuits 2x1 en logique CMOS



| Summary for all 2-input gates |   |                     |      |    |     |       |        |
|-------------------------------|---|---------------------|------|----|-----|-------|--------|
| Inputs                        |   | Output of each gate |      |    |     |       |        |
| A                             | B | AND                 | NAND | OR | NOR | EX-OR | EX-NOR |
| 0                             | 0 | 0                   | 1    | 0  | 1   | 0     | 1      |
| 0                             | 1 | 0                   | 1    | 1  | 0   | 1     | 0      |
| 1                             | 0 | 0                   | 1    | 1  | 0   | 1     | 0      |
| 1                             | 1 | 1                   | 0    | 1  | 0   | 0     | 1      |

Nb. transistors:

**6T**




**4T**

**6T**

**4T**

**10T**



**10T**



<http://www.kpsec.freeuk.com/gates.htm>

# Circuits logiques généralisés: principes

## A) Partie « supérieure » construite sur PMOS:





## B) Partie « inférieure » construite sur NMOS:

“.” = AND


“+” = OR

R.J. Baker, « CMOS,  
circuit design,  
layout and simulation »,  
IEEE Press




# Circuits logiques à plusieurs entrées: exemples (1)

## Generalized NAND



$$Out = \overline{A \cdot B \cdot C}$$

## Generalized NOR




$$Out = \overline{A + B + C}$$







R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press

# Problème 5




- Quels sont ces trois circuits logiques ?
- Où sont les NMOS et les PMOS ?



# Problème 5




## NMOS multi-gates






Obtenir un «0» si:



**Partie PMOS**

NMOS passant →

$\bar{A}$  et [ $\bar{C}$  ou ( $B$  et  $\bar{D}$ )]



**Partie NMOS**

$$Z = \overline{\bar{A} \cdot (\bar{C} + B\bar{D})}$$

$$= A + \bar{B}C + CD$$


R.J. Baker, « CMOS,  
circuit design,  
layout and simulation »,  
IEEE Press

ou

“.” = AND  
“+” = OR


# Problème 6a

Ces structures sont-elles complémentaires ?




| A | B | Out |
|---|---|-----|
| 0 | 0 |     |
| 0 | 1 |     |
| 1 | 0 |     |
| 1 | 1 |     |

| A | B | Out |
|---|---|-----|
| 0 | 0 |     |
| 0 | 1 |     |
| 1 | 0 |     |
| 1 | 1 |     |




Si nécessaire, déterminez leurs tables de vérité !

Ces structures sont-elles complémentaires ?



| A | B | Out      |
|---|---|----------|
| 0 | 0 | 1        |
| 0 | 1 | floating |
| 1 | 0 | floating |
| 1 | 1 | 0        |


| A | B | Out      |
|---|---|----------|
| 0 | 0 | 1        |
| 0 | 1 | shortcut |
| 1 | 0 | shortcut |
| 1 | 1 | 0        |



Si nécessaire, déterminez leurs tables de vérité !

# Problème 6b

Combien d'étages a cette structure ?  
 Cette structure pose-t-elle problème ?




1)

2)

| S | A | Out |
|---|---|-----|
| 0 | 0 |     |
| 0 | 1 |     |
| 1 | 0 |     |
| 1 | 1 |     |

Si nécessaire, déterminez la table de vérité !



1 seul étage


1) →

2) →

| S | A | Out     |
|---|---|---------|
| 0 | 0 | A=0     |
| 0 | 1 | A=1     |
| 1 | 0 | A-bar=1 |
| 1 | 1 | A-bar=0 |



XOR (12 transistors)

# Ring oscillator




R.J. Baker, « CMOS, circuit design, layout and simulation », IEEE Press

# Ring Oscillator



11 inverseurs




1.5 ns

670 MHz


[http://cmosedu.com/videos/electric/tutorial5/electric\\_tutorial\\_5.htm](http://cmosedu.com/videos/electric/tutorial5/electric_tutorial_5.htm)

## Charge



N-stages

## Décharge



N-stages

# Problème 7a

Analysez ce schéma

NAND


INV

INV

INV

INV

INV



$S = \llcorner 0 \llcorner \rightarrow ?$

$S = \llcorner 1 \llcorner \rightarrow ?$

S=0

NAND


INV

INV

INV

INV

INV



**Pas d'oscillation**

S=1

INV


INV

INV

INV


INV

INV



5 inverseurs dans le ring → oscillations


# Entrée et sortie du ring oscillateur




«S» = 0 pas d'oscillations

«S» = 1 oscillations

Isolation




# Problème 7b





**Etudiez le même système mais avec N=2 :**


- quels états stables sont possibles ?
- ce design est-il utilisable et comment ?



# Volatile memories: SRAM



CMOS SRAM cell: layout




4x4 CMOS SRAM

S.M. Kang, Y. Leblebici, "CMOS digital integrated circuits: analysis and design", McGraw-Hill


# Intel Tri-gate «FinFET»: 14nm gate (2014)

[http://en.wikipedia.org/wiki/Multigate\\_device](http://en.wikipedia.org/wiki/Multigate_device)




3-D Tri-Gate transistor form conducting channels on three sides of a vertical fin structure, providing “fully depleted” operation

<https://www.semiwiki.com/forum/content/1908-finfet-process-modeling-extraction-16-nm-below.html>




SRAM memory




.0588  $\mu\text{m}^2$  = 430 nm x 135 nm

M. Bohr «Intel’s Revolutionary 22 nm Transistor Technology», INTEL May 2011



[http://download.intel.com/newsroom/kits/14nm/pdfs/Intel\\_14nm\\_New\\_uArch.pdf](http://download.intel.com/newsroom/kits/14nm/pdfs/Intel_14nm_New_uArch.pdf)

# Mémoires électroniques: vue d'ensemble



S.M. Kang, Y. Leblebici, "CMOS digital integrated circuits: analysis and design", McGraw-Hill

# Troisième test à blanc