

### 1. Setting up your working environment

*If you did not attend the EDA lab session of the course “Fundamentals of VLSI Design”, you will need to create the file [EE429\\_FULLLCUSTOM](#) and set up your working environment beforehand.*

*The detailed procedure is described in the document [EDALAB2025\\_LAB01.pdf](#) on Moodle.*

Note: Executing commands and actions are enclosed in frames like this one.

1. Connect to the VDI workstation and to the jet cluster, go to the directory [EE429\\_FULLLCUSTOM](#) and extract the library of your lab.

```
[1] username@jed.hpc.epfl.ch> cd EE429_FULLLCUSTOM ↵
```

```
> gtar -xvf /softs/classroom/tutorials/2024-2025/EE435/Lab1\_Techno\_OTA.tar.gz
```

2. Run the cadence.

**Run Virtuoso by typing:** `> virtuoso & ↵`

3. Create a link to the lab1 library:

**In the Library Manager (Tools→Library Manager), click Edit → Library Path Editor, add library [Lab1\\_Techno\\_OTA](#)**

### 2. Technology parameters extraction

Before designing circuits, you will extract and verify the values of the most important technology parameters. A simulation setup has been prepared for each parameter. Your task is to understand them and run the corresponding simulations to familiarize yourself with the 64nm technology. The values of all the 64nm technology parameters are presented in the table below. Report the average values you obtain through simulations.

Parameter	Value		Unit	$V_{DD} = 1.2\text{ V}$ $V_{SS} = 0\text{ V}$
	Extracted	Simulation		
$K_p$	PMOS	90	$\mu\text{A}/\text{V}^2$	
	NMOS	220		
$U_a$	PMOS	10	$\text{V}/\mu\text{m}$	
	NMOS	14		
$V_{T0}$	0.4		V	
$n$	PMOS	1.25	-	
	NMOS	1.2		
$C_{ox}$	13		$\text{fF}/\mu\text{m}^2$	
$C_{ov}$	0.2		$\text{fF}/\mu\text{m}$	

### 2.1. Normalized transconductance $K_p$

The  $K_p$  value will first be extracted for NMOS and PMOS transistors with  $W = 10\mu$  and  $L = 400\text{nm}$ . Then, a large range of dimensions will be explored, and the variability of  $K_p$  will be verified.

1. Open the  $K_p$  schematic
2. Start the simulation environment: Launch → ADE Assembler
3. Open Existing View
4. Load "maestro"
5. Explore the TB to understand how it works
6. Run the simulation
7. Plot All → Explore and analyze the variability of  $K_{pn}$  and  $K_{pp}$  vs  $L$  and  $W$

Write the equation used to simulate  $K_p$  and give its maximum value for  $W/L=10/0.4$

Parameter	Equation	Value	Unit
$k_{pn}$			
$k_{pp}$			

### 2.2. $g_m/I_d$

The  $g_m/I_d$  curve will first be plotted for NMOS and PMOS transistors with  $W = 10\mu$   $L = 400\text{nm}$ . Then, a large range of dimensions will be explored.

1. Open the  $G_m\text{Over}I_d$  schematic
2. Start the simulation environment: Launch → ADE Assembler
3. Open Existing View
4. Load "maestro"
5. Explore the TB to understand how it works
6. Run the simulation
7. Plot  $g_m/I_d$  → Explore and analyze the results
8. Verify the value given for the technology parameter "n".

Write the equation and values of  $is\_n$  and  $is\_p$

Parameter	Equation	Value	Unit
$is\_n$			
$is\_p$			

**2.3. Early voltage  $U_a$**

The Early voltage will first be extracted for NMOS and PMOS transistors with  $W = 10\mu$  and  $L = 400\text{nm}$  at  $I_F = 4$ . Then, a large range of transistor lengths will be explored.

1. Open the  $U_a$  schematic
2. Start the simulation environment: Launch → ADE Assembler
3. Open Existing View
4. Load "maestro"
5. Explore the TB to understand how it works
6. Run the simulation
7. Extract  $U_{an}$  and  $U_{ap}$
8. Plot All → Explore and analyze the results

Observe the effect of increasing  $L$  on  $r_{on}$  and  $r_{op}$ . Does the output resistance increase when  $L$  increases, and how efficiently?

.....

.....

.....