


**Your ALU-8 bit  
project  
Overview and  
Guidelines**

**Dr. Alexandre  
Levisse**

Swiss Federal Institute  
of Technology Lausanne  
(EPFL)

- During the sessions : Teaching assistants will be available for help and support.
  - Ask for help when you need some, but be mindful as you are a lot.
  - If the session is intense (i.e., TAs being extremely busy), and your question is not urgent, prioritize the forum.
- Use the forum !
  - **USE IT**
  - Don't wait for the last week(end) to use it !
- We are here to help
  - But let us rest during nights and weekends



- You will always have to deal with deadlines in your life
- Deadline management is not innate

## 8 tips to meet your deadlines

- 1 — Communicate a clear deadline
- 2 — Break down the project
- 3 — Have a start and completion date for each step
- 4 — Block off time on your calendar
- 5 — Focus on action (vs. motion)
- 6 — Communicate progress with your team
- 7 — Add a buffer time
- 8 — Don't overcommit

## 8 Tips to Meet Deadlines Without Over-Stressing Yourself

Here are 8 best practices to set realistic deadlines and meet them... without feeling stressed or overwhelmed.

## Four simple rules

- **Engineers are lazy**

If something takes too long, you are doing something wrong.

- **Divide and Conquer**

Divide complex problems into a collection of smaller simpler problems, solve one by one.


- **Simple and Regular**

Try simple and regular structures, they are easier to design and debug.

- **Engineering is not a religion**

Find the solution that best fits your problem

# Our Project: ALU




Please keep the pin naming as specified!!

...in Cadence, use  $\langle \rangle$  instead of  $[\ ]$ .

This will be graded!!!

- Not in the critical path
- Use the Karnaugh table to optimize it.
- In CMOS quite simple:
  - MOS:
    - AND -> Parallel
    - OR -> Series
  - NMOS:
    - AND -> Series
    - OR -> Parallel




		AB			
		00	01	11	10
CD	00	0	0	1	1
	01	0	0	1	1
	11	0	0	0	1
	10	0	1	1	1

$$f(A,B,C,D) = E(6,8,9,10,11,12,13,14)$$

$$F = ++AC'AB'BCD'$$


$$F = (A+B)(A+C)(B'+C'+D')$$

- Carry Ripple Adder




- Identify the critical paths and **Optimize THEM**
- Two approaches are possible

- Karnaugh-based approach
  - Mirror topology





- Logic-based approach

OPTIMIZE IT !




# Top – hierarchy – physical design

- Chose a hierarchy first !




# Top – hierarchy – physical design

- Chose a hierarchy first !
- Define a floorplan !



# Top – hierarchy – physical design


- Chose a hierarchy first !
- Define a floorplan !
- Think about the input outputs !
  - This will have an impact on your floorplan



# Top – hierarchy – physical design


- **Chose a hierarchy first !**
- **Define a floorplan !**
- **Think about the input outputs !**
  - This will have an impact on your floorplan
- **Think about properly placing your TAP cells**
  - Make sure you properly bias the cells substrates
- **Think about your power structure.**
  - Place your power pins on the boundary of Metal 4 for the 8bit ALU.

- Identify where signals come in, and where they need to come out.
- This will drive the design of the cells.



# Layout ?

- Define the height of your cells
- Ease your life by making things generic
- Build everything with the same standards
- Keep your polysilicon vertical



# Routing?

- Make the routing hierarchical
  - Use low level wires to connect local connections
  - Use higher level wires for longer connections
- In the cells: keep local routing ... local
  - In logic gates (NAND, NOR, etc )
    - Polysilicon and M1
  - In more complex transistor-based gates (Adder, Logic)
    - You can use M2
- Define a routing utilization case and a direction per metal
  - Polysilicon (PO) → only for gates. NEVER route using PO
  - Metal 1 → used for local connections. Can be used in all directions
  - Metal 2 → a good practice is to define an orientation and stick to it
  - Metal 3 → make its orientation orthogonal to ME2
  - Metal 4 → same wrt ME3 etc.

# Power routing?

- What about the IR drop ?

$$U = RI$$

- A too resistive power grid leads to voltage drops
- Voltage drops make gates locally slower
- Leads to timing failures, accelerated aging etc.
- Limits the performances





Figure 12.3.4: Power TSVs in the middle of banks and power distribution network simulation results.



# Power routing ?


- What about the IR drop ?

$$U = RI$$

- You can't do much about the current
- So... reduce R


# Power routing?

LARGE  
M1 VDD  
and  
GND  
lines



# Power routing ?


LARGE  
M3 VDD  
and  
GND  
lines



- **Put your VDD and GND pins on ME4, on one of the edges of the circuit**
- Make sure you have designed a power grid which minimizes R (dense enough)
- Make it balanced.
  - If you have a long ME1 line, try connecting it on both ends
- Make it bigger and bigger
  - There is no absolute rule, it all depends on your circuit consumption. But we could consider that a 500nm wide ME4 line can be enough.
- Put enough vias (they are resistive)


# Biasing the substrate – TAP cells

- Foundry guideline is 30um between two tap cells
- Good practice. If you have a row, put one tap cell on both ends.
- More tap cells means better protection to latch-up but... more area



- Keep the cell and pin naming and the functionality as agreed
- Do not flatten your blocks!!!
- Feel free to use Layout L or GXL (it might help you... or not)
- Perform DRC as often as you can
- Do LVS for every hierarchy level
- Extracted netlist must follow the rules described in the tutorial
- Try to size transistors, re-design and optimize, but do not over-do-it (You only have 3 weeks !!!)

- Don't be afraid to use higher metal levels
  - Try to not go above m5
- Do not use poly to route signals
  - Only for gates
- Try to minimize poly length
- Vias are resistive, but if you have space, you can put 2 ?
- Better have an over-designed power grid than an under-designed one



**Don't do that !**

# How can we help you ?

- We provide an automated testbench
- Verify the functionality
- Verify the speed of the circuit
  
- Your grading will be based off what the automated tester gives

- Everything is available on moodle
- Supporting documents contain the same as these slides

The screenshot shows a Moodle course page for the week of Friday, 17.10. The page title is "Friday, 17.10. : Project on Full Custom Digital Design 1". Below the title, the time is listed as "Time: 15:15-18:00" and the location as "ON-SITE: CO 260 + CO 6". A bullet point indicates "no quiz this week".

There are three file resources listed:


- FILE: FCProject schematic and simulation (with a "Mark as done" button and a menu icon)
- FILE: FCProject layout, verification, deliverables (with a "Mark as done" button and a menu icon)
- FILE: FCProject automated testbench (with a "Mark as done" button and a menu icon)

At the bottom, there is a red-bordered box with a plus sign icon and the text "Add an activity or resource".


- Functionality (**should be correct, otherwise your project fails**)
- Area (500 $\mu\text{m}^2$ ) and delay (1ns) specifications (**should be met, otherwise your project fails**)
- Circuit performance in terms of area and speed
- Cell names, pin names, file names, and top level symbol
  - The top view shall be called ALU\_8BIT\_PEX
- **No DRC and LVS errors in top level layout**
- Layout regularity, floorplan, and the width of the power supply lines
- **Read the supporting documents carefully!**

- A set of slides explaining your design
  - Screenshots
  - Critical path identification
  - Speed
  - Area
- A tar.gz file (archive) of your design library
- The netlists of schematic and PEX circuits


- Poly use only for the gates
- M1 in all directions for local connections
- M2 used only horizontally here.
- Input pins A, B and S designed to cover for minimum area DRC check




- This does not 100% follow the guidelines
- Generally M2 always in the same direction
- Here it would be difficult to connect from left to right through M2 because of the vertical M2
- Gates being vertically abutted
  - GND merged and VDD merged
  - One row over two is flipped
  - Merge NWELL



- Inputs and outputs will drive your design
- You must take these into account !
- Here, A, B and Z are placed where expected to be used





$$25\mu\text{m} * 16\mu\text{m} = 400\mu\text{m}^2$$

- Your goal for a 4 is 1ns.
  - Let's pass under 500ps ! (bonus points to take there)
- Your area must be lower than 500um<sup>2</sup>
  
- Challenge yourself, try to see how fast you can go with the logic-based adder.

**Good luck and enjoy the project**

# Do You Have Questions?

[alexandre.levisse@epfl.ch](mailto:alexandre.levisse@epfl.ch)

