

Note: For students connecting virtually, the details of the Zoom Meeting for the TP sessions are given below (The same link, meeting ID, and passcode are valid for all 4 TP sessions)

Meeting link:


<https://epfl.zoom.us/j/63888844351?pwd=dbKCKx75b0Y9tfd7sqfjJ0WXUhjRxX.1>

Meeting ID: 638 8884 4351

Passcode: 354172

Accessing Servers

Description



From your computer (or the thin client in the computer room), connect to VDI.


From VDI connect to the jed cluster (EDA server). Run the EDA environment from there.

Connecting to VDI machine


From a thin client in a computer room, connect to the VDI machine STI-EDA-LABS-L4.

From your own computer or a from windows computer in a computer room, EPFL VDI recommends the utilization of the VMWare horizon client and limit the utilization of the web client which is less stable and more resources consuming.

Download the client:



From the client, connect to vdi.epfl.ch, and select the VM STI-EDA-LABS-L4.



Connecting to a server

To connect to the Jed cluster, from the linux VM, open a new terminal and type the following command:

```
> ssh -X username@jed.hpc.epfl.ch
```

Where username is your gaspar username.

To setup the EPFL EDA environment on SCITAS, run the following command:

```
>/work/fvlsi/run_edadk
```

This command shall be run for every new terminal. It does the following:

Connect a node in the jed cluster;

Configure the EPFL EDA environment.

With this command your cluster reservation has the following parameters:

4cores and 16GB of RAM

A 12h per session uptime – this means that after 12h your connection to the node cluster will automatically close. You would need to run the `>/work/fvlsi/run_edadk` command again.

Alternative solution if you do not want to type the complete path, you can create once a symbolic link in your home directory with the following command. Then you can directly start the environment from your home directory.

From the jed cluster:

```
> cd → places yourself in your home directory: /home/username/
```

```
>ln -s /work/fvlsi/run_edadk → creates a symbolic link in your home directory
```

Once you have a symbolic link, you can simply run the following command

```
> cd → places yourself in your home directory: /home/username/
```

```
>./run_edadk
```

```
>./run_edadk
```

Additional features you may need


Screenshots - Along the labs, you will be asked to deliver screenshots.


From a windows computer, screenshots can be done from the host computer.

From a computer room thin client, you can do screenshots from the VDI VM.

Bring the mouse on the top left corner of the screen, or click on “activities”.

Type screenshot in the search field





Select the area and save it under your EPFL storage.

Be careful, in a VDI VM, the home directory is not saved. So do not save data in there.

Save your data in the MyFile folder

Running Cadence Virtuoso

Setting up the environment

Once you are connected to the jed server and have done `/work/fvlsi/run_edadk`, you will need to install your technology library (UMC 180nm for this course) and EDA working environment (Cadence Virtuoso software, CDS_VISO folder).

Type `eda_dk_install`, and then choose the following: `umc > msrf180 > b02pb > fc >` the name of your project folder (for example, `UMC_180NM_WORKSPACE`)

```
EDARHEL7[chuang@jst274 ~]$ edadk_install

IMPORTANT NOTICE
All design kit documentation and design files made available with this command
are subject to non-disclosure agreements between Europractice, foundries
and EPFL, and hence must be considered as strictly confidential.
For more information: mgrs.edadk@groupes.epfl.ch, http://edadk.epfl.ch

-i- Interactive mode; first element in list is the default (return = default)
Enter design kit [ ams asap ihp gf samsung stm tjazz tsmc umc xfab ]: umc
Enter process [ msrf180 cis180 lms90 lms65ll lms40lp ]: msrf180
Enter version or variant [ b02pb a02pb a01pb c04pb ]: b02pb
-e- Wrong value 'b02pb '
Enter version or variant [ b02pb a02pb a01pb c04pb ]: b02pb
Enter usage [ fc sc ]: fc
Enter design project directory to create [return = none]: UMC_180NM_WORKSPACE
```



You will have to do this only once. You will use this environment for all exercise sessions.

Starting Cadence Virtuoso

Go to CDS_VISO folder of your workspace directory and run the virtuoso command followed by an ampersand.

```
>> cd
>> cd UMC_180NM_WORKSPACE/CDS_VISO
>> virtuoso &
```

You will see the main command window open. This window is called CIW – Command Interpreter Window. This is where you can access various tools and settings within the Virtuoso Suite, and where you can exit Virtuoso.


```
Virtuoso® 6.1.7-64b - Log: /home/auran/edabd2019_fullcust/CDS_VISO/CDS.log
File Tools Options Help
cādence

RESTRICTED RIGHTS NOTICE (SHORT FORM)
Use/reproduction/disclosure is subject to restriction
set forth at FAR 1252.227-19 or its equivalent.
Program:    @(#)$CDS: virtuoso version 6.1.7-64b 08/21/2018 19:47 (sjfhw316) $
Sub version:    sub-version IC6.1.7-64b.500.22 (64-bit addresses)
Loading geView.cxt
Loading menuBuilder.cxt
Loading schView.cxt
Loading selectSv.cxt
Loading wireEdit.cxt
Loading pte2.cxt
Loading xUI.cxt
Loading auCore.cxt
Loading vhdI.cxt
Loading seismic.cxt
Loading ci.cxt
Loading ams.cxt
Virtuoso Framework License (111) was checked out successfully. Total checkout time was 0.02s.
-----
## BEGIN USER CUSTOMIZATION
-> Site-wide ($CDSHOME/tools/dfil/local/.cdsinit)...
Text editor: gedit
-> Local directory (./cdsinit)
## END USER CUSTOMIZATION
-----
Loading pe.cxt

1 | Ready>
```

The Library Manager

In the CIW window, click **Tools>Library Manager**. The library manager is where you will find all the technology libraries and where you will create your own custom-design libraries.





In your library manager, click on the **“Show categories”** button at the top of the window. Find the **“UMC_18_CMOS”** library and observe its contents. You will see circuit elements such as transistors (Mos and Bipolar), capacitors (Cap), resistors (Resistor), and so on. These are created and characterized by the foundry (UMC), so they are ready to be simulated and manufactured.

Find the **“analogLib”** library and observe its contents. You will see generic passive components and dependent/independent sources. These are created by Cadence to help your simulations. These cannot be manufactured.

You need a dedicated library to store your own work. This library will have a collection of custom circuit blocks called cell views. Click **File>New>Library**. Give a meaningful name to your library. We suggest “ic_design”. Click OK.



Do not forget to choose the “Attach to an existing technology library option” and select UMC_18_CMOS!




1. Warm-up example: a resistive voltage divider test bench

Creating a schematic


In your library manager, select your new library and click **File>New>Cellview**. Select “**schematic**” as the type of your cellview. Name your schematic as “tb_res”. Click OK.

You will see an empty black canvas. Go to **Options>Editor** and change the “**Add instance browser type**” setting to “**library**”, then click OK.


- Return to your canvas and press the key “i” on your keyboard, which will open the “**Add Instance**” dialogue.



Click browse, select the library analogLib, and select “res”.



Place the resistor on your canvas. Then browse to analogLib and place the independent voltage sources and grounds (vsin and gnd) as shown in the schematic below. (Note: “u” key is for undo)



We use wires and wire labels to create connections between component pins.

- Press “**w**” on your window to bring the wiring tool. Connect all components as shown in the schematic.


The default name for each wire is “netXX”, which is not descriptive at all. It is good practice to give meaningful names to your wires.

- Press “**l (this is lowercase L)**” on your keyboard to bring the wire label dialogue. Name the “in” and “out” as shown in the figure. All ground nets connected to a gnd instance are named **globally as “gnd!” by default**, so you don’t need to put a label on them.
- Once you made all the connections and labeling, select the voltage source (vsin) and press “**q**” which will bring the “**Properties**” dialogue.

Set the values so that the applied waveform has 0.5V mean, 0.5V amplitude, and 1 kHz frequency.


We are now ready to simulate this schematic.

- Press “**Shift+x**” to check and save your schematic. This will check the schematic for any floating wires, open terminals etc. Note that the undo history is lost after you save.
- If there are any warnings or errors, you can view them by pressing “**g**”.




Transient simulation

On your schematic window, click **Launch>ADE Explorer**. In the next prompt, select **Create New View**. Keep the View as **maestro**, select **Open in new tab**, and press OK.




ADE stands for “Analog Design Environment”. One could also use ADE-L, ADE-XL, but of late, Cadence is asking its users to migrate to ADE Explorer/ADE Assembler (the support for ADE-L and ADE-XL might end in the near future!). For our simulations, ADE Explorer is sufficient. ADE Assembler can be used when running multiple tests on a design.



In the above window, familiarize with the **Analyses**, **Design Variables**, and **Outputs Pane**.

Now to start off our simulations, we first need to add an Analysis type. For this click on **Click to Add Analysis**. It should draw up a window like the one shown below. Here, you will see many analyses types, but for this exercise, we will only perform “**tran**” (transient) analysis. Set a stop time that will allow you to see two periods of the sine waveform. Click **OK**.



Now, click on the **green run play button** (▶) in the shortcuts to run the simulation. Once you run the simulation, an output log (spectre.out) will pop up on your screen. Once the simulation is over, check the bottom of the output log to ensure that there are no errors. Warnings and notices are okay, but feel free to review them.

```

/home/edauser250/EE320-2021/CDS_VISO/cds/s
File Edit View Help cadence
Other
Initial condition solution time: CPU = 311 us, elapsed = 313.044 us.
Intrinsic tran analysis time: CPU = 3.723 ms, elapsed = 9.20677 ms
Total time required for tran_analysis `tran`: CPU = 6.33 ms, elapsed =
Time accumulated: CPU = 782.962 ms, elapsed = 3.23647 s.
Peak resident memory used = 49.8 Mbytes.

finalTimeOP: writing operating point information to rawfile.

Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.

Opening the PSF file ../psf/modelParameter.info ...
element: writing instance parameter values to rawfile.

Opening the PSF file ../psf/element.info ...
outputParameter: writing output parameter values to rawfile.

Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.

Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.


Opening the PSFASCII file ../psf/primitives.info.primitives ...
subckts: writing subcircuits to rawfile.

Opening the PSFASCII file ../psf/subckts.info.subckts ...

Aggregate audit (9:04:17 AM, Tue Oct 24, 2023):
Time used: CPU = 792 ms, elapsed = 3.26 s, util. = 24.3%.
Time spent in licensing: elapsed = 104 ms.
Peak memory used = 50.4 Mbytes.
Simulation started at: 9:04:14 AM, Tue Oct 24, 2023, ended at: 9:04:17 AM, Tue Oct 24, 2023.
spectre completes with 0 errors, 4 warnings, and 4 notices.
6 > L293 C60
    
```

Displaying transient results

Click **Results>Direct Plot>Transient Signal**. Click on “in” and “out” nets in your schematic. Hit “**Esc**”. This will show the selected net voltages varying over time. When running in ADE-Explorer for the first time, you may have to undock your Viva waveform window (follow the instructions on the prompt).




Change the resistor values to have a division factor of 3, then repeat the simulation to verify it.

2. MOS I-V curves and small-signal parameters


Creating a test bench schematic for characterizing an NMOS

In your library manager, select your new library and click **File>New>Cellview**. Select **“schematic”** as the type of your cellview. Give a meaningful name to your schematic. We suggest **“tb_nmos”**. Click OK.





- Press the key **“i”** on your keyboard, which will open the **“Add Instance”** dialogue.

Click browse, select the library UMC_18_CMOS and select **“N_18_MM”**. (You will notice different flavors of transistors. For our transistor **“N_18_MM”**, **“N”** denotes NMOS. **“18”** denotes that the transistor can withstand a maximum of 1.8 V on its terminals. **“MM”** means that the transistor is to be used in low frequency (mixed mode digital and analog circuits). **“RF”** transistors are characterized for high frequencies.)




Place the transistor on your canvas. Then browse to analogLib and place the independent voltage sources and grounds (vdc and gnd) as shown in the schematic below. Again, press I (it is lowercase l) to create labels for wires.



- Once you made all the connections and labeling, select the transistor and press “q” which will bring the “**Properties**” dialogue.

Name the instance as M0. Here you can see the parameters that you can control as the designer, which are mainly “**Finger Width**” and “**Length**”. You can enter real numbers like 2 μ or 180n, or you can set them as custom parameters like “nmos_w” and “nmos_l”. These parameters can be changed in simulation without having to go back to the schematic each

time during an iteration. Do the same for the voltage sources and set their dc voltage to parameters to “vg”, “vd”, and “vs”.




We are now ready to simulate this schematic.

- Press “**Shift+x**” to check and save your schematic.


DC simulation

On your schematic window, click **Launch>ADE Explorer**. In the next prompt, select **Create New View**. Keep the View as **maestro**, select **Open in new tab**, and press OK.


Click on **Click to add analysis**. As you have seen, there are many analyses available, but for this exercise, we will only perform “**dc**” analysis. **Don’t forget to check the “Save DC Operating Point” box!**



Below the Design Variables, click on **Click to add variable**. Select **“Copy from Cellview”**.




This will load the component parameters you defined earlier. Set the values for your variables as shown below.



Click on the **green play button** (▶) to run the simulation.

Analyzing DC results

Click **Results>Annotate>DC node voltages**. This will annotate DC node voltages on your schematic. Make sure that the voltage on each terminal is correct.



Click **Results>Print>DC Operating point**, then click on the transistor M0. In this list, you will find the small signal parameters that are derived from the transistor model and the bias point.

The screenshot shows a 'Results Display Window' from Cadence. The window title is 'Results Display Window' and it has a menu bar with 'Window', 'Expressions', 'Info', and 'Help'. The main content area displays a list of small signal parameters for a transistor model, with the signal name 'OP("M0" "??")' in the header. The parameters and their values are as follows:

Parameter	Value
beff	491.6u
betaeff	652.6u
cbb	1.023f
cbd	-399.6a
cbdbi	1.265a
cbg	-44.85a
cbs	-578.6a
cbsbi	-45.43a
cdb	-400.9a
cdd	541.2a
cddb	593.9z
cdg	-140.6a
cds	299z
cgb	-55.02a
cgbovl	0
cgd	-131.2a
cgdbi	8.617a
cgdovl	139.8a
cgg	594.8a
cggbi	315.2a
cgs	-408.6a
cgsbi	-268.8a
cgsovl	139.8a
cjd	400.8a
cjs	533.2a
csb	-567.1a
csd	-10.48a
csn	-409.4a

Find and note down the following parameters:

- beff, id, vth, gm

“beff” is the effective beta parameter which is equivalent to $\mu_{Cox}(W/L)$.




Calculate “id” with the simple MOS equation and compare it with the id you obtained from the simulator.

DC sweeps

MOS regions

Double-click the dc analysis in the ADE Explorer Analyses box. Create the setup below for a DC sweep of “vg”.



This lets you sweep the gate to source voltage from 0V to 1.8V in steps of 0.1V (since the source voltage, vs is fixed)


Why are we doing this?

Helps you get an idea of the operating region, current, transconductance, output impedance etc. as a function of the vgs.

Click **Outputs>To Be Plotted > Select on Design**. Select the drain terminal (the square red terminal) of the transistor M0, then hit “Esc”. This creates an output in the ADE Explorer outputs box as shown below. You can also add a name like “ID_NMOS” if you want.



Run the simulation and the output will be plotted when the simulation ends.





Identify the MOS operating regions in the plot you obtained.



Effect of drain voltage: Repeat this exercise by varying just the drain voltage “vd” from 0V to 1.8V this time keeping all other terminals to a constant value.


Now, **double the transistor width and length (keeping the W/L a constant)**, change the plotting mode to “Append” as shown below, and **repeat the simulation**.





Comment on the differences between the two plots. Provide your reasoning for the same.


You can also do both of these cases as one single simulation. For this enter the two values of “**nmos_l**” as “180n,360n” and “**nmos_w**” as “360n,720n”. If you run this simulation, it will generate four combinations (2 values of nmos_l x 2 values of nmos_w). However, we are interested only in 2 of them. So, select both “**nmos_l**” and “**nmos_w**” by holding down the Shift key and clicking on them, then right click and select “**Group as Parametric Set**”. This will run the first value of “**nmos_l**” against the first value of “**nmos_w**”. The same is true for rest of the values.




Once you do this, notice that both of these variable's rows change color


Now, again run the simulation.

You will notice that two run instances are now launched, and the waveform pops up as shown below.






Measuring r_{out} as a function of drain voltage: Right click and delete the output you created. Now select the “Add Outputs” option on the shortcut menu on the right and select “Expression”. Now, type the expression $OS/IM0$ (“ r_{out} ”) and hit **Enter**. Here, OS stands for Operating Sweep. You can also do this using the calculator. To know how, grab hold of your nearest TA (not literally! 😊). Now, run the simulation. This will plot the parameter “ r_{out} ” with respect to the swept dc voltage when you simulate.




Compare the plots and provide your reasoning for this difference.

Effect of source voltage


Change the DC analysis to the setting below for a sweep of “vs”.




Delete all outputs and add **OS("/M0" "vth")** and **OS("/M0" "gmb")** as the new outputs. (Again, this is easier to do from the calculator. Haven't caught hold of a TA yet? Catch them, catch them all!). Also run it just for **"nmos_l" = 360n** and **"nmos_w" = 720n**.



Run the simulation and comment on the plots you obtain.




It is always a good idea to save your maestro window by clicking the save button as shown below. (Yeah right, the apostrophe in DIDN'T is not in the right place)




3. Bias dependency of small-signal parameters

In the schematic window, replace the dc gate voltage source by a sine generator (vsin) as shown in the figure.




Set the properties of the sine generator as shown below. Check and save by pressing “**Shift + x**”.




EE-320 ANALOG IC DESIGN TP-2024/2025 No. 1

Switch to the ADE-Explorer window and set up a transient analysis with a 2ms stop time. Copy the variables from cellview and set them to the values as shown below. Add OT(“/M0” “gm”) as the output. Here, OT stands for Operating Transient. Set the other Design Variables as shown below.



Simulate with vg_amp set to 1m, 10m, 100m and 500m. **Comment on the plots you obtain.**



4. Take-home exercises (optional, but you better do it! 😊)



In this first tutorial, we used some basic but important features of Cadence Virtuoso to see the textbook concepts on a real transistor. Please do the following exercises to get more comfortable with Virtuoso before the next session.

- a) Repeat this tutorial for a PMOS device (P_18_MM in UMC_18_CMOS library).
- b) For the same transistor length and drain current, simulate, and verify that a PMOS has a higher r_{out} than an NMOS transistor. Try to reason why.
- c) For an NMOS transistor in the saturation region, increase the transistor width W by 5% (this is emulating the change in the MOS geometry post-fabrication) and simulate the change in drain current for the same V_{GS} and V_{DS} . How can the drain current be made less sensitive to an unavoidable change in the width of the MOSFET?

