


# *Elements of Physical Design*

**Giovanni De Micheli**  
*Integrated Systems Laboratory*

*with credits to P. Gruenweld*



---

This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed

© Giovanni De Micheli – All rights reserved


# Module 1

---

## u Objectives

- s Physical design
- s Basic and new rules in layout

# Big Picture: Physical Design in the Flow



# Major Physical Design Algorithmic Problems

---

## u Partitioning:

s Divide the problem into sub-parts

t such that the number of pins in between and other costs are minimized

## u Floor planning:

s Shape and place large non-overlapping modules

t such that total area and wire length are minimized

## u Placement:

s Assign non-overlapping locations to gates

t such that total wire length is minimized

## u Routing:

s Generate correct non-overlapping wires according to net list connectivity

t such that total wire length and other 'costs' are minimized

# Objectives & Constraints

## What are we Optimizing for?

---

- u **Low Unit Cost implies smallest die area**
  - s No unused space
  - s Small total gate area
  - s Avoid local congested areas
- u **Maximum performance**
  - s Parallel execution (costs area)
  - s Reduce logic depth (often costs area)
  - s Reduce wire length (byproduct of small area)
  - s Higher frequency (costs power)
- u **Power**
  - s Reduce wire length & area
  - s Low leakage cells (costs performance and/or area)
  - s Voltage regions (makes for a more complex floorplan)

# Constraints vs Objectives

---

## u Constraints:

- s Logically correct
- s DRC-correct (no shorts and opens)
- s LVS correct (layout versus schematic)
- s Frequency = speed

Must-have

## u Objectives:

- s Power
- s Area
- s Performance

Nice to have

# Module 2

---

## u Objectives

- s Algorithms for physical design

- s Routing algorithms

  - t Area routers


  - t Channel routers

- s Placement algorithms

  - t Constructive

  - t Iterative



# If the Wires on a 10nm Mobile SoC were as Wide as Roads...



A chip contains  
~10 million km  
wires in 10 layers.  
Connecting  
4.4 Billion transistors  
in 0.2 Billion cells



The USA contains  
~4.3 million km  
paved roads in 1 layer.  
Connecting  
0.3 Billion people  
in 0.14 Billion homes

# Maze routing




- u **Given:**
  - s An area model
  - s Net list with pins
  - s Design rules
- u **Constraints:**
  - s Connect all nets
  - s Design rule correct
- u **Optimization criteria:**
  - s Minimize total wire length
  - s Follow directives
  - s Minimize vias

# Grid graph as framework



The proper choice of the spacing ensures DRC

# Dijkstra's algorithm



- u Guarantees to find shortest path, if it exists.
- u Quadratic behavior: Slow, especially in 'sparse' designs.
- u Modeling on grid has limitations.

# Lee-style maze router


---

In the early 60s, Lee published a router based on *Dijkstra's shortest path* algorithm. The algorithm is run sequentially for each net.

- u **No guarantee for routing solution, even if one exists**
  - s Each net is routed independently of all others
- u **Decent operation requires hacking and tuning**
- u **Too expensive for large circuits**
- u **Suggested improvements:**
  - s **Speed-up: partitioning**
  - s **Rip-up-and-reroute**
  - s **Spreading congestion by global routing**

# Taming quadratic behaviour

---




100 gates =  
1000 grid

# Solution: “Global routing”

Bring hierarchy in the routing problem:


- 1) Global route on coarse grid
- 2) Detailed route on fine grid




Task of a global router:

Find coarse path and layer assignment for each net, such that:  
wire density is spread evenly

Gcell



# Channel routing




**Guaranteed**

To fulfill constraints!



- u **Given:**
  - s **An area model (flexible)**
  - s **Net list with pins**
  - s **Design rules**
- u **Constraints:**
  - s **Connect all nets**
  - s **Design rule correct**
- u **Optimization criteria:**
  - s **Minimize channel height**
  - s **Minimize vias**
  - s **Minimize wire length**

# 'Left edge' algorithm



Channel Density = 4



# Vertical Constraints




Channel needs to satisfy both horizontal and vertical constraints!

# Cycles in the VC Graph

---




Insert a 'dogleg'



# Placement

---



- u **Given:**
  - s An area model
  - s Net list with cells
  - s Cell geometries
- u **Constraints:**
  - s Cells may not overlap
- u **Optimization criteria:**
  - s Minimize area
  - s Minimize total wire length

# Placement algorithms

---

- u **Constructive methods**

- s **Quadratic placement**

- u **Basic model**

- s **Abstract modules as points**

- s **Abstract connectivity as attractive force**


- s **Use pinout constraints to find a balanced solution**

- u **Mechanical analogy**

- s **Find minimum energy configuration**

# Example

- u 1-dimensional placement of 4 modules



- u **C** = interconnection matrix

- u **D** = diagonal matrix  $d_{ii} = \sum c_{ij}$

- u **B** = **D**-**C**

- u At equilibrium **Bx** = 0

- u **B** is singular

- s Need to fix endpoints

$$\mathbf{B} = \begin{bmatrix} k_1+k_4 & -k_1 & -k_4 & 0 \\ -k_1 & k_1+k_2 & -k_2 & 0 \\ -k_4 & -k_2 & k_2+k_3+k_4 & -k_3 \\ 0 & 0 & -k_3 & k_3 \end{bmatrix}$$

# Eigenvalue methods

---

- u Minimize energy

- s Quadratic form  $\mathbf{x}^T \mathbf{B} \mathbf{x}$

- s  $\mathbf{B}$  symmetric matrix

- s Hence  $\lambda_{\min} \leq \mathbf{x}^T \mathbf{B} \mathbf{x} / \mathbf{x}^T \mathbf{x} \leq \lambda_{\max}$

- u Quadratic form is minimum when  $\mathbf{x}$  is the eigenvector corresponding to  $\lambda_{\min}$

- u For two dimensional placement

- s Compute quadratic form in  $\mathbf{x}$  and  $\mathbf{y}$

- s Consider eigenvectors related to two smallest eigenvalue

- t To avoid to place elements on a diagonal


# Iterative methods

---

- u **Start from initial placement**
- u **While cost function decreases**
  - s **Swap two elements or displace one element**
- u **Cost function is overall wiring length**
- u **Often solution is a local minimum**

# The Cost Landscape

---



Greedy algorithms get stuck in local optimum

# Simulated annealing

---


- u Iterative methods with probabilistic escape from local minima**
  - s Allow uphill moves with a certain probability**
  - s Always allow downhill moves**
- u Drive probability of uphill moves slowly to zero**
- u Physical analogy**
  - s Annealing in metals**
    - t Warm up over melting point**
    - t Cool down slowly to allow crystal to attain minimum energy configuration**
- u Key factor is cooling schedule**

# Metropolis algorithm

---

- u **Simulation of gas at given temperature  $T$**
- u **Generate random displacement/interchange of particles**
- u **Compute difference in energy**
  - s **If difference is negative -- accept**
  - s **If difference is positive -- accept with probability  $\min(1, e^{-\Delta E/kT})$**
- u **After a large set of moves, the simulated system is in equilibrium at  $T$  (Boltzman distribution)**
- u **Simulated annealing is like running Metropolis algorithm with a temperature schedule**
  - s **Key factor: cool down slowly**

# Simulated annealing: acceptance ratio



# Simulated annealing

---

- u The simulated annealing algorithm attains the global minimum if:
  - s The process reaches equilibrium at each temperature  
OR
  - s The cooling schedule is  $T_k = c / \ln(k + \alpha)$  with  $\alpha > 1$  and  $c$  the max depth of local minima
- u Theoretical value only:
  - s An infinite number of moves are required
  - s Very good heuristic algorithm
  - s Highly tunable

# Module 3


---

## u Objectives

- s Physical design flows
- s Fixed timing approach
- s Theory of logical effort

# Vanilla flow

---



Places standard cells such that they do not overlap

Finds the approximate path of all nets which cross regions.

Routes the regions one by one

**No completion guarantee in current technologies !!**

# Spoiling the fun: parasitics

---


*Goal: make circuit as fast as possible*

- u Speed is determined *entirely* by parasitic capacitances and resistances
- u Parasitics are tiny and depend on the exact layout
- u Parasitics are extremely hard to estimate beforehand

**No more correct by construction**

# Timing is a result of the placement


- u The bad news: the worst timing sets the clock speed!






# Conventional layout synthesis

size + parasitics = timing




# Idea: keep timing fixed

timing + parasitics = size



# Delay, Load and Size



# The concept in a nutshell

---

- u **Goal:**
  - s **Correct by construction (eliminate iterations)**
- u **Pick the delays up-front**
- u **Keep that delay throughout placement and routing**
- u **Keep delay constant by cell sizing and other techniques**

# Comparison

---

## Fixed area versus fixed timing

- u Cell Area fixed
- u Delay is a gamble
- u Worst case delay determines timing (max)
- u Iterate to make ends meet.
- u After timing finally closes, many gates will be too big:
  - s waste of area
  - s waste of power

- u Delay fixed
- u Cell Area unknown
- u Sum of areas determines chip size. (Additive)
- u No iterations required
- u Each gate has exactly the right drive strength
  - s Not too little (fanout violation, timing fails)
  - s Not too much (waste of area)

# Summary

---

- u In physical design it is hard to define ‘optimal’**
  - s Modeling at various levels of abstraction is very inaccurate**
  - s Modeling of intricate wiring constraints is hard**
- u Most problems are NP-hard**
- u Rely on heuristics and ‘black magic’**
  - s Difficult to control algorithms accurately**
- u Physical design spans many levels of abstraction:**
  - s From logic down to deepest mask level**