


Libraries and Mapping

Giovanni De Micheli
Integrated Systems Laboratory



This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed

© Giovanni De Micheli – All rights reserved

Module 1

u Objective

- s Libraries

- s Problem formulation and analysis

- s Algorithms for library binding based on structural methods

Library binding

- u **Given an unbound logic network and a set of library cells**
 - s **Transform into an interconnection of instances of library cells**
 - s **Optimize delay**
 - t (under area or power constraints)
 - s **Optimize area**
 - t Under delay and/or power constraints
 - s **Optimize power**
 - t Under delay and/or area constraints
- u **Library binding is called also technology mapping**
 - s **Redesigning circuits in different technologies**

Major approaches

u Rule-based systems

s Generic, handle all types of cells and situations

s Hard to obtain circuit with specific properties

s Data base:

t Set of pattern pairs


t Local search: detect pattern, implement its best realization

u Heuristics

s 1




s 2



u Motivation

s 3



s

hes:

Library binding: issues

u Matching:

- s A cell matches a sub-network when their terminal behavior is the same
- s Tautology problem
- s *Input-variable* assignment problem

u Covering:

- s A cover of an unbound network is a partition into sub-networks which can be replaced by library cells
- s Binate covering problem

Assumptions


- u **Network granularity is fine**

- s **Decomposition into base functions:**
 - s **2-input AND, OR, NAND, NOR**


- u **Trivial binding**

- s **Use base cells to realize decomposed network**
- s **There exists always a trivial binding:**
 - t **Base-cost solution...**


Example




(a)



(b)






(c)



(d)



Example

Library	Cost
 AND2	4
 OR2	4
 OA21	5

$$x = b + c$$

$$y = ax$$

$$z = xd$$




$$m_1: \{v_1, \text{OR2}\}$$

$$m_2: \{v_2, \text{AND2}\}$$

$$m_3: \{v_3, \text{AND2}\}$$

$$m_4: \{v_1, v_2, \text{OA21}\}$$

$$m_5: \{v_1, v_3, \text{OA21}\}$$



Example

u Vertex covering:

s Covering $v_1 : (m_1 + m_4 + m_5)$

s Covering $v_2 : (m_2 + m_4)$

s Covering $v_3 : (m_3 + m_5)$

u Input compatibility:

s Match m_2 requires m_1


t $(m'_2 + m_1)$

s Match m_3 requires m_1

t $(m'_3 + m_1)$

u Overall binate covering clause

s $(m_1 + m_4 + m_5) (m_2 + m_4) (m_3 + m_5) (m'_2 + m_1) (m'_3 + m_1) = 1$



Heuristic approach to library binding

u Split problem into various stages:

s Decomposition

- t Cast network and library in standard form
- t Decompose into base functions
- t Example, **NAND2** and **INV**

s Partitioning

- t Break network into cones
- t Reduce to many **multi-input, single-output** networks


s Covering

- t Cover each sub-network by library cells


u Most tools use this strategy

s Sometimes stages are merged


Decomposition



Partitioning



Covering



Heuristic algorithms

u Structural approach

- s Model functions by patterns

 - t Example: tree, dags

- s Rely on pattern matching techniques

u Boolean approach

- s Use Boolean models

- s Solve the tautology problem

 - t Use BDD technology

- s More powerful

Example

u **Boolean vs. structural** matching

$$u \ f = xy + x'y' + y'z$$



$$u \ g = xy + x'y' + xz$$

u **Function equality is a tautology**





s **Boolean match**

u **Patterns may be different**

s **Structural match may not exist**




Example



Example


SUBJECT TREE




PATTERN TREES




cost = 2
INV



cost = 3
NAND




cost = 4
AND



cost = 5
OR

Example: Lib



Match of s: t1
cost = 2






Match of t: t1
cost = 2+3 = 5

Match of t: t3
cost = 4

Match of r: t2
cost = 3+2+4 = 9

Match of r: t4
cost = 5+3 = 8

Match of u: t2
cost = 3



Tree covering

- u Dynamic programming**

- s Visit subject tree bottom up**

- u At each vertex**

- s Attempt to match:**

- t Locally rooted subtree to all library cell**

- t Find best match and record**

- s There is always a match when the base cells are in the library**

- u Bottom-up search yields an optimum cover**

- u Caveat:**

- s Mapping into trees is a distortion for some cells**

- s Overall optimality is weakened by the overall strategy of splitting into several stages**

Different covering problems















u Covering for minimum area:

- s Each cell has a fixed area cost (label)
- s Area is additive:
 - t Add area of match to cost of sub-trees

u Covering for minimum delay:

- s Delay is fanout independent
 - t Delay computed with (max, +) rules
 - t Add delay of match to highest cost of sub-trees
- s Delay is fanout dependent
 - t Look-ahead scheme is required

Simple library

INV			I1v	t1.1
NAND2			N1v N2v	t2.1 t2.2
AND2			I1N1v I1N2v	t3.1 t3.2
NOR2			I1N1I1v I1N2I1v	t4.1 t4.2
OR2			N1I1v N2I1v	t5.1 t5.2
AOI21			I1N1N1v I1N1N2v I1N2I1v	t6A.1 t6A.2 t6A.3
			I1N1I1v I1N2N1v I1N2N2v	t6B.1 t6B.2 t6B.3
AOI22			I1N1N1v I1N1N2v I1N2N1v I1N2N2v	t7.1 t7.2 t7.3 t7.4

Example – minimum area cover

uArea cost: INV:2 NAND2:3 AND2: 4 AOI21: 6

Network	Subject graph	Vertex	Match	Gate	Cost
		x	t2	NAND2(b,c)	3
		y	t1	INV(a)	2
		z	t2	NAND2(x,d)	3+3 = 6
		w	t2	NAND2(y,z)	3+6+ 2 = 11
		o	t1	INV(w)	2+11 = 13
			t3	AND2(y,z)	6 + 4 + 2 = 12
	t6B	AOI21(x,d,a)	6 + 3 = 9		

Example – minimum delay cover

- Fixed delays: **INV:2** **NAND2:4** **AND2: 5** **AOI21: 10**
- All inputs are stable at time 0, except for $t_d = 6$

Network	Subject graph	Vertex	Match	Gate	Cost
		x	t2	NAND2(b,c)	4
		y	t1	INV(a)	2
		z	t2	NAND2(x,d)	6+4 = 10
		w	t2	NAND2(y,z)	10 + 4 = 14
		o	t1	INV(w)	14 + 2 = 16
			t3	AND2(y,z)	10 + 5 = 15
			t6B	AOI21(x,d,a)	10 + 6 = 16

Minimum-delay cover for load-dependent delays

u Model

- s Gate delay is $d = \alpha + \beta \text{ cap_load}$
- s Capacitive load depends on the driven cells (fanout cone)
- s There is a finite (possibly small) set of capacitive loads

u Algorithm

- s Visit subject tree bottom up
- s Compute an array of solutions for each possible load
- s For each input to a matching cell, the best match for the corresponding load is selected

u Optimality

- s Optimum solution when all possible loads are considered
- s Heuristic: group loads into bins

Example – minimum delay cover

- u Delays: **INV**:1+load **NAND2**: 3+load **AND2**: 4+load **AOI21**: 9+load
 - u All inputs are stable at time 0, except for $t_d = 6$
 - u All loads are 1
- Same as before !**

Network	Subject graph	Vertex	Match	Gate	Cost
		x	t2	NAND2(b,c)	4
		y	t1	INV(a)	2
		z	t2	NAND2(x,d)	6+4 = 10
		w	t2	NAND2(y,z)	10 + 4 = 14
		o	t1	INV(w)	14 + 2 = 16
			t3	AND2(y,z)	10 + 5 = 15
			t6B	AOI21(x,d,a)	10 + 6 = 16

Example – minimum delay cover

- u Delays: **INV**: 1+load **NAND2**: 3+load **AND2**: 4+load **AOI21**: 9+load
- u All inputs are stable at time 0, except for $t_d = 6$
- u All loads are 1 (for cells seen so far)
- u Add new cell **SINV** with delay $1 + \frac{1}{2}$ load and load 2
- u The sub-network drives a load of 5

Example – minimum delay cover

Network	Subject graph	Vertex	Match	Gate	Cost		
					Load=1	Load=2	Load=5
		x	t2	NAND2(b,c)	4	5	8
		y	t1	INV(a)	2	3	6
		z	t2	NAND2(x,d)	10	11	14
		w	t2	NAND2(y,z)	14	15	18
		o	t1	INV(w)			20
			t3	AND2(y,z)			19
			t6B	AOI21(x,d,a) SINV(w)			20 18.5


Module 2

u Objectives

- s Boolean covering
- s Boolean matching
- s Simultaneous optimization and binding
- s Extensions to Boolean methods

Boolean covering

- u Decompose network into base functions
- u Partition network into cones
- u Apply bottom-up covering to each cone
 - s When considering vertex v :
 - t Construct clusters by local elimination
 - t Limit the depth of the cluster by limiting the support of the function
 - t Associate several functions with vertex v
 - t Apply matching and record cost



$$\begin{aligned}f_{j,1} &= xy; \\f_{j,2} &= x(a + c); \\f_{j,3} &= (e + z)y; \\f_{j,4} &= (e + z)(a + c); \\f_{j,5} &= (e + c' + d)y; \\f_{j,6} &= (e + c' + d)(a + c); \end{aligned}$$

Boolean matching

P -equivalence

- u **Cluster function $f(x)$**

- s Sub-network behavior

- u **Pattern function $g(y)$**

- s Cell behavior

- u **P -equivalence**

- s Is there a permutation operator P , such that $f(x) = g(Px)$ is a tautology?

- u **Approaches:**

- s Tautology check over all input permutations

- s Multi-rooted pattern ROBDD capturing all permutations


Input/output polarity assignment

- u ***NPN*** classification of logic functions
- u ***NPN***-equivalence
 - s There exist a permutation operator ***P*** and complementation operators ***N_i*** and ***N_o***, such that $f(x) = N_o g (P N_i x)$ is a tautology
- u **Variations:**
 - s ***N***-equivalence
 - s ***PN***-equivalence

Boolean matching


u Pin assignment problem:

- s Map cluster variables x to pattern variables y
- s Characteristic equation: $A(x,y) = 1$



u Pattern function under variable assignment:

- s $g_A(x) = \sum_y (A(x,y) g(y))$



u Tautology problem

- s $f(x) = g_A(x)$
- s $\forall_x f(x) = \sum_y (A(x,y) g(y))$

Example

u Cluster terminals: x -- cell terminals: y

u Assign x_1 to y'_2 and x_2 to y_1

u Characteristic equation


$$s A(x_1, x_2, y_1, y_2) = (x_1 \oplus y_2) (x_2 \oplus \overline{y_1})$$

u AND pattern function

$$s g = y_1 y_2$$

u Pattern function under assignment

$$s S_{y_1 y_2} A g = S_{y_1 y_2} ((x_1 \oplus y_2) (x_2 \oplus \overline{y_1}) y_1 y_2) = x_2 x'_1$$



Signatures and filters

- u **Capture some properties of Boolean functions**
- u **If signatures do not match, there is no match**
- u **Signatures are used as filters to reduce computation**
- u **Signatures:**
 - s **Unateness**
 - s **Symmetries**
 - s **Co-factor sizes**
 - s **Spectra**

Filters based on unateness and symmetries

- u Any pin assignment must associate:
 - s Unate variables in $f(x)$ with unate variables in $g(y)$
 - s Binate variables in $f(x)$ with binate variables in $g(y)$
- u Variables or group of variables:
 - s That are interchangeable in $f(x)$ must be interchangeable in $g(y)$

Example

u **Cluster function: $f = abc$**

s **Symmetries $\{ \{ a,b,c \} \}$**

s **Unate**

u **Pattern functions**

s **$g_1 = a + b + c$**

t **Symmetries $\{ \{ a,b,c \} \}$**

t **Unate**

s **$g_2 = ab + c$**

t **Symmetries $\{ \{ a,b \}, \{ c \} \}$**

t **Unate**

s **$g_3 = abc' + a' b' c$**

t **Symmetries $\{ \{ a,b,c \} \}$**

t **Binate**

Concurrent optimization and library binding


u Motivation

- s Logic simplification is usually done prior to binding
- s Logic simplification and substitution can be combined with binding

u Mechanism

- s Binding induces some *don't care* conditions
- s Exploit *don't cares* as degrees of freedom in matching

Example



Boolean matching with *don't care* conditions

u Given $f(x)$, $f_{DC}(x)$ and $g(y)$

s g matches f , if g is equivalent to h , where:

$$f \oplus f_{DC} \leq h \leq f + f_{DC}$$

u Matching condition:

$$\forall_x (f_{DC}(x) + f(x) \oplus \bigoplus_y (A(x,y) g(y)))$$

Example

u Assume v_x is bound to an $OR3(c', b, e)$

u Don't care set includes $x \oplus (c' + b + e)$




u Consider $f_j = x(a+c)$ with $CDC = x'c'$

u No simplification.



s Mapping into **AOI** gate.

u Matching with DCs.

s Map to a **MUX** gate.



Example



Extended matching

u Motivation:

- s Search implicitly for best pin assignment
- s Make a single test, determining matching and assignment

u Technique:

- s Construct BDD model of cell and assignments

u Visual intuition:

- s Imagine to place **MUX** function at cell inputs
- s Each cell input can be routed to any cluster input (or voltage rail)
- s Input polarity can be changed:
 - t NP-equivalence (extensible to NPN)
- s Cell and cluster may differ in size

u Cell and multiplexers are described by a composite function **G(x,c)**

- s Pin assignment is determining **c**


Example

$$u g = y_1 + y_2 y_3'$$

$$u y_1(c, x) = (c_0 c_1 x_1 + c_0 c_1' x_2 + c_0' c_1 x_3) \oplus c_2$$

$$u G = y_1(c, x) + y_2(c, x) y_3(c, x)'$$

An EXOR gate can be placed at the gate output to support NPN-equivalence check



Extended matching modeling

- u **Model composite functions with ROBDDs**
 - s Assume **n**-input cluster and **m**-input cell
 - s For each cell input:
 - t $\lceil \log_2 n \rceil$ variables for pin permutation
 - t One variable for input polarity
 - s Total size of **c**: $m(\lceil \log_2 n \rceil + 1)$
 - s One additional variable for output polarity
- u **A match exists if there is at least one value of **c** satisfying**
$$M(\mathbf{c}) = \forall_x [G(\mathbf{x}, \mathbf{c}) \oplus f(\mathbf{x})]$$

Example


uCell: $g = x' y$

uCluster: $f = wz'$

uG(a,b,c,d) = $(c \oplus (za + wa'))' (d \oplus (zb + wb'))$

uF $\oplus G = (wz') \oplus (c \oplus (za + wa'))' (d \oplus (zb + wb'))$

uM(c) = $ab' c' d' + a' bcd$



Extended matching

- u Extended matching captures implicitly all possible matches
- u No extra burden when exploiting *don't care* sets
- u $M(c) = \forall_x [G(x,c) \oplus f(x) + f_{DC}(x)]$
- u Efficient BDD representation
- u Extensions:
 - s Support multiple-output matching
 - s Full library representation

Full library model

- u Represent full library with $L(x,c)$

- s One single (large) BDD

- u Visual intuition

- s All composite cells connected to a MUX

- u Compare cluster to library $L(x,c)$


- s $M(c) = \forall_x [L(x,c) \oplus f(x) + f_{DC}(x)]$

- s Vector c determines:

- t Feasible cell matches

- t Feasible pin assignments

- t Feasible output polarity



Summary

- u Library binding is a key step in synthesis**
- u Most systems use some rules together with heuristic algorithms that concentrate on combinational logic**
 - s Best results are obtained with Boolean matching**
 - s Sometimes structural matching is used for speed**
- u Library binding is tightly linked to buffering and to physical design**