

Sequential Logic Synthesis

Giovanni De Micheli
Integrated Systems Laboratory



This presentation can be used for non-commercial purposes as long as this note and the copyright footers are not removed

© Giovanni De Micheli – All rights reserved

Module 1

u Objective

- s Motivation and assumptions for sequential synthesis
- s Finite-state machine design and optimization

Synchronous logic circuits

u Interconnection of

- s Combinational logic gates
- s Synchronous delay elements
 - t Edge-triggered, master/slave

u Assumptions

- s No direct combinational feedback
- s Single-phase clocking

u Extensions to

- s Multiple-phase clocking
- s Gated latches

Modeling synchronous circuits

- u **Circuit are modeled in hardware languages**
 - s **Circuit model may be directly related to FSM model**
 - t **Description by: switch-case**
 - s **Circuit model may be structural**
 - t **Explicit definition of registers**
- u **Sequential circuit models can be generated from high-level models**
 - s **Control generation in high-level synthesis**

Modeling synchronous circuits


u **State-based model:**

- s **Model circuits as **finite-state machines (FSMs)****
- s **Represent by state tables/diagrams**
- s **Apply exact/heuristic algorithms for:**
 - t **State minimization**
 - t **State encoding**


u **Structural model**

- s **Represent circuit by **synchronous logic network****
- s **Apply**
 - t **Retiming**
 - t **Logic transformations**


State-based optimization




FSM Specification



State Minimization



State Encoding



Combinational Optimization

Modeling synchronous circuits

- u **Advantages and disadvantages of models**
- u **State-based model**
 - s **Explicit notion of state**
 - s **Implicit notion of area and delay**
- u **Structural model**
 - s **Implicit notion of state**
 - s **Explicit notion of area and delay**
- u **Transition from a model to another is possible**
 - s **State encoding**
 - s **State extraction**

Sequential logic optimization

u Typical flow

s Optimize FSM state model first

- t Reduce complexity of the model
- t E.g., apply state minimization
- t Correlates to area reduction

s Encode states and obtain a structural model

- t Apply retiming and transformations
- t Achieve performance enhancement

s Use state extraction for verification purposes

Formal finite-state machine model

- u A set of primary input patterns X
- u A set of primary output patterns Y
- u A set of states S
- u A state transition function: $\delta: X \times S \rightarrow S$
- u An output function:
 - s $\lambda: X \times S \rightarrow Y$ for **Mealy** models
 - s $\lambda: S \rightarrow Y$ for **Moore** models

State minimization

- u **Classic problem**

- s Exact and heuristic algorithms are available
- s Objective is to reduce the number of states and hence the area

- u **Completely-specified finite-state machines**

- s No *don't care* conditions
- s Polynomial-time solutions

- u **Incompletely-specified finite-state machines**

- s Unspecified transitions and/or outputs
 - t Usual case in synthesis
- s Intractable problem:
 - t Requires binate covering

State minimization for completely-specified FSMs

u Equivalent states:

- s Given any input sequence, the corresponding output sequence match

u Theorem:

- s Two states are equivalent if and only if:
 - t They lead to identical outputs and their next-states are equivalent

u Equivalence is transitive

- s Partition states into equivalence classes
- s Minimum finite-state machine is unique

State minimization for completely-specified FSMs

- u **Stepwise partition refinement:**
 - s **Initially:**
 - t All states in the same partition block
 - s **Iteratively:**
 - t Refine partition blocks
 - s **At convergence:**
 - t Partition blocks identify equivalent states

- u **Refinement can be done in two directions**
 - s Transitions *from* states in block to other states
 - t Classic method. Quadratic complexity
 - s Transitions *into* states of block under consideration
 - t Inverted tables. Hopcroft' s algorithm.

Example of refinement

u Initial partition:

s Π_1 : States belong to the same block when outputs are the same for any input

u Iteration:

s Π_{k+1} : States belong to the same block if they were previously in the same block and their next states are in the same block of Π_k for any input


u Convergence:

s $\Pi_{k+1} = \Pi_k$

Example

INPUT	STATE	N-STATE	OUTPUT
0	s_1	s_3	1
1	s_1	s_5	1
0	s_2	s_3	1
1	s_2	s_5	1
0	s_3	s_2	0
1	s_3	s_1	1
0	s_4	s_4	0
1	s_4	s_5	1
0	s_5	s_4	1
1	s_5	s_1	0

Example



Example


$$u\Pi_1 = \{ \{s_1, s_2\}, \{s_3, s_4\}, \{s_5\} \}$$

$$u\Pi_2 = \{ \{s_1, s_2\}, \{s_3\}, \{s_4\}, \{s_5\} \}$$

$u\Pi_2$ is a partition into equivalence classes

s No further refinement is possible

s States $\{s_1, s_2\}$ are equivalent



State minimization for incompletely-specified finite-state machines

- u **Applicable input sequences**

- s All transitions are specified

- u **Compatible states**

- s Given any applicable input sequence, the corresponding output sequence match

- u **Theorem:**

- s **Two states are compatible if and only if:**

- t **They lead to identical outputs**

- u (when both are specified)

- t **And their next state is compatible**

- u (when both are specified)

State minimization for incompletely-specified finite-state machines

- u **Compatibility is not an equivalence relation**
- u **Minimum finite-state machine is not unique**
- u **Implication relation makes the problem intractable**
 - s **Two states may be compatible, subject to other states being compatible.**
 - s **Implications are binate satisfiability clauses**
 - t $a \rightarrow b = a' + b$

Example

INPUT	STATE	N-STATE	OUTPUT
0	s_1	s_3	1
1	s_1	s_5	*
0	s_2	s_3	*
1	s_2	s_5	1
0	s_3	s_2	0
1	s_3	s_1	1
0	s_4	s_4	0
1	s_4	s_5	1
0	s_5	s_4	1
1	s_5	s_1	0

Trivial method

u Consider all possible *don't care* assignments

s **n** *don't care* imply

t 2^n completely specified FSMs

t 2^n solutions

u **Example:**

s Replace * by 1

t $\Pi_1 = \{ \{ s_1, s_2 \}, \{ s_3 \}, \{ s_4 \}, \{ s_5 \} \}$

s Replace * by 0

t $\Pi_1 = \{ \{ s_1, s_5 \}, \{ s_2, s_3, s_4 \} \}$

Compatibility and implications

Example

Compatible states $\{s_1, s_2\}$

If $\{s_3, s_4\}$ are compatible

Then $\{s_1, s_5\}$ are also compatible

Incompatible states $\{s_2, s_5\}$

INPUT	STATE	N-STATE	OUTPUT
0	s_1	s_3	1
1	s_1	s_5	*
0	s_2	s_3	*
1	s_2	s_5	1
0	s_3	s_2	0
1	s_3	s_1	1
0	s_4	s_4	0
1	s_4	s_5	1
0	s_5	s_4	1
1	s_5	s_1	0

Compatibility and implications

Compatible pairs:

s {s₁, s₂}

s {s₁, s₅} ← {s₃, s₄}

s {s₂, s₄} ← {s₃, s₄}

s {s₂, s₃} ← {s₁, s₅}

s {s₃, s₄} ← {s₂, s₄} U {s₁, s₅}

Incompatible pairs

s {s₂, s₅}

s {s₃, s₅}

s {s₁, s₄}

s {s₄, s₅}

s {s₁, s₃}

INPUT	STATE	N-STATE	OUTPUT
0	s ₁	s ₃	1
1	s ₁	s ₅	*
0	s ₂	s ₃	*
1	s ₂	s ₅	1
0	s ₃	s ₂	0
1	s ₃	s ₁	1
0	s ₄	s ₄	0
1	s ₄	s ₅	1
0	s ₅	s ₄	1
1	s ₅	s ₁	0

Compatibility and implications

- u **A class of compatible states** is such that all state pairs are compatible
- u **A class is maximal**
 - s If not subset of another class
- u **Closure property**
 - s A set of classes such that all compatibility implications are satisfied
- u **The set of maximal compatibility classes**
 - s Has the closure property
 - s May not provide a minimum solution

Maximum compatibility classes

u Example:

$$s \{s_1, s_2\}$$

$$s \{s_1, s_5\} \leftarrow \{s_3, s_4\}$$

$$s \{s_2, s_3, s_4\} \leftarrow \{s_1, s_5\}$$

u Cover with all MCC has cardinality 3

Exact problem formulation

- u **Prime compatibility classes:**
 - s Compatibility classes having the property that they are not subset of other classes implying the same (or subset) of classes
- u **Compute all prime compatibility classes**
- u **Select a minimum number of prime classes**
 - s Such that all states are covered
 - s All implications are satisfied
- u **Exact solution requires binate cover**
- u **Good approximation methods exists**
 - s Stamina

Prime compatibility classes

u Example:

$$s \{s_1, s_2\}$$

$$s \{s_1, s_5\} \leftarrow \{s_3, s_4\}$$

$$s \{s_2, s_3, s_4\} \leftarrow \{s_1, s_5\}$$

u Minimum cover:

$$s \{s_1, s_5\} , \{s_2, s_3, s_4\}$$

s Minimum cover has **cardinality 2**

State encoding

- u **Determine a binary encoding of the states**
 - s **Optimizing some property of the representation (mainly area)**
- u **Two-level model for combinational logic**
 - s **Methods based on symbolic optimization**
 - t **Minimize a symbolic cover of the finite state machine**
 - t **Formulate and solve a constrained encoding problem**
- u **Multiple-level model**
 - s **Some heuristic methods that look for encoding which privilege cube and/or kernel extraction**
 - s **Weak correlation with area minimality**

Example

INPUT	P-STATE	N-STATE	OUTPUT
0	s1	s3	0
1	s1	s3	0
0	s2	s3	0
1	s2	s1	1
0	s3	s5	0
1	s3	s4	1
0	s4	s2	1
1	s4	s3	0
0	s5	s2	1
1	s5	s5	0

Example

- **Minimum symbolic cover:**

*	s1s2s4	s3	0
1	s2	s1	1
0	s4s5	s2	1
1	s3	s4	1

- **Encoded cover :**

*	1**	001	0
1	101	111	1
0	*00	101	1
1	001	100	1

Summary

finite-state machine optimization

- u **FSM optimization has been widely researched**
 - s **Classic and newer approaches**
- u **State minimization and encoding correlate to area reduction**
 - s **Useful, but with limited impact**
- u **Performance-oriented FSM optimization has mixed results**
 - s **Performance optimization is usually done by structural methods**

Module 2

u Objective

- s **Structural representation of sequential circuits**
- s **Retiming**
- s **Extensions**

Structural model for sequential circuits



u Synchronous logic network

- s Variables
- s Boolean equations
- s Synchronous delay annotation

u Synchronous network graph

- s Vertices \leftrightarrow equations \leftrightarrow I/O, gates
- s Edges \leftrightarrow dependencies \leftrightarrow nets
- s Weights \leftrightarrow synchronous delays \leftrightarrow registers

Example



Example

$$a^{(n)} = i^{(n)} \bar{\oplus} i^{(n-1)}$$

$$b^{(n)} = i^{(n-1)} \bar{\oplus} i^{(n-2)}$$

$$c^{(n)} = a^{(n)} b^{(n)}$$

$$d^{(n)} = c^{(n)} + d'^{(n-1)}$$

$$e^{(n)} = d^{(n)} e^{(n-1)} + d'^{(n)} b'^{(n)}$$

$$v^{(n)} = c^{(n)}$$

$$s^{(n)} = e^{(n-1)}$$

$$a = i \bar{\oplus} i \textcircled{1}$$

$$b = i \textcircled{1} \bar{\oplus} i \textcircled{2}$$

$$c = a b$$

$$d = c + d \textcircled{1}'$$

$$e = d e \textcircled{1} + d' b'$$


$$v = c$$

$$s = e \textcircled{1}$$


Approaches to sequential synthesis

- u Optimize combinational logic only**
 - s Freeze circuit at register boundary**
 - s Modify equation and network graph topology**
- u Retiming**
 - s Move register positions. Change weights on graph**
 - s Preserve network topology**
- u Synchronous transformations**
 - s Blend combinational transformations and retiming**
 - s Powerful, but complex to use**


Example of local retiming




(a)



(c)



(b)



(d)

Retiming

- u **Global optimization technique**
- u **Change register positions**
 - s **Affects area:**
 - t Retiming changes register count
 - s **Affects cycle-time:**
 - t Changes path delays between register pairs
- u **Retiming algorithms have polynomial-time complexity**

Retiming assumptions


- u **Delay is constant at each vertex**
 - s No fanout delay dependency
- u **Graph topology is invariant**
 - s No logic transformations
- u **Synchronous implementation**
 - s **Cycles have positive weights**
 - t Each feedback loop has to be broken by at least one register
 - s **Edges have non-negative weights**
 - t Physical registers cannot anticipate time
- u **Consider topological paths**
 - s No false path analysis

Retiming

- u **Retiming of a vertex v**
 - s Integer r_v
 - s Registers moved from output to input: r_v positive
 - s Registers moved from input to output: r_v negative
- u **Retiming of a network**
 - s Vector whose entries are the retiming at various vertices
- u **A family of I/O equivalent networks are specified by:**
 - s The original network
 - s A set of vectors satisfying specific constraints
 - t Legal retiming


Example

Original graph



Delay: 24

Retimed graph



Delay: 13

Definitions and properties

u Definitions:

s $w(v_i, v_j)$ weight on edge (v_i, v_j)

s (v_i, \dots, v_j) path from v_i to v_j

s $w(v_i, \dots, v_j)$ weight on path from v_i to v_j

s $d(v_i, \dots, v_j)$ combinational delay on path from v_i to v_j

u Properties:

s Retiming of an edge (v_i, v_j)

t $\hat{w}_{ij} = w_{ij} + r_j - r_i$

s Retiming of a path (v_i, \dots, v_j)

t $\hat{w}(v_i, \dots, v_j) = w(v_i, \dots, v_j) + r_j - r_i$

s Cycle weights are invariant



Legal retiming

- u **A retiming vector is legal iff:**
 - s **No edge weight is negative**
 - t $\hat{w}_{ij}(v_i, v_j) = w_{ij}(v_i, v_j) + r_j - r_i \geq 0$ for all i, j
 - s **Given a clock period φ :**
 - s **Each path (v_i, \dots, v_j) with $d(v_i, \dots, v_j) > \varphi$ has at least one register:**
 - t $\hat{w}(v_i, \dots, v_j) = w(v_i, \dots, v_j) + r_j - r_i \geq 1$ for all i, j
 - s **Equivalently, each combinational path delay is less than φ**

Refined analysis

- u **Least-register path**


- s $W(v_i, v_j) = \min w(v_i, \dots, v_j)$ over all paths between v_i and v_j

- u **Critical delay:**

- s $D(v_i, v_j) = \max d(v_i, \dots, v_j)$ over all paths between v_i and v_j
with weight $W(v_i, v_j)$

- u **There exist a vertex pair (v_i, v_j) whose delay $D(v_i, v_j)$ bounds the cycle time**

Example



•Vertices: v_a, v_e

•Paths: (v_a, v_b, v_c, v_e) and $(v_a, v_b, v_c, v_d, v_e)$

• $W(v_a, v_e) = 2$

• $D(v_a, v_e) = 16$

Minimum cycle-time retiming problem

- u Find the minimum value of the clock period φ such that there exist a retiming vector where:

- s $r_i - r_j \leq w_{ij}$ for all (v_i, v_j)

- t All registers are implementable

- s $r_i - r_j \leq W(v_i, v_j) - 1$ for all (v_i, v_j) such that $D(v_i, v_j) > \varphi$

- t All timing path constraints are satisfied

u Solution

- s Given a value of φ

- s Solve linear constraints $A r \leq b$

- t Mixed integer-linear program

- s A set of inequalities has a solution if the constraint graph has no positive cycles

- t Bellman-Ford algorithm – compute longest path


- s Iterative algorithm

- t Relaxation

Minimum cycle-time retiming algorithm

- u Compute *all pair* path weights $W(v_i, v_j)$ and delays $D(v_i, v_j)$
 - s Warshall-Floyd algorithm with complexity $O(|V|^3)$
- u Sort the elements of $D(v_i, v_j)$ in decreasing order
 - s Because an element of D is the minimum φ
- u Binary search for a φ in $D(v_i, v_j)$ such that
 - s There exists a legal retiming
 - s Bellman-Ford algorithm with complexity $O(|V|^3)$
- u Remarks
 - s Result is a global optimum
 - s Overall complexity is $O(|V|^3 \log |V|)$


Example: original graph



•Constraints (first type):

- $r_a - r_b \leq 1$ or equivalently $r_b \geq r_a - 1$
- $r_c - r_b \leq 1$ or equivalently $r_c \geq r_b - 1$
- ...

Example: constraint graph



•Constraints (first type):

- $r_a - r_b \leq 1$ or equivalently $r_b \geq r_a - 1$
- $r_c - r_b \leq 1$ or equivalently $r_c \geq r_b - 1$
- ...



Example

- u **Sort elements of D:**

- s 33,30,27,26,24,23,21,20,19,17,16,14,13,12,10,9,7,6,3

- u **Select $\varphi = 19$**

- s 33,30,27,26,24,23,21,20,19,17,16,14,13,12,10,9,7,6,3

- s Pass: legal retiming found

- u **Select $\varphi = 13$**

- s 33,30,27,26,24,23,21,20,19,17,16,14,13,12,10,9,7,6,3

- s Pass: legal retiming found

- u **Select $\varphi < 13$**

- s 33,30,27,26,24,23,21,20,19,17,16,14,13,12,10,9,7,6,3

- s Fail: no legal retiming found

- u **Fastest cycle time is $\varphi = 13$. Corresponding retiming vector is used**

Example $\varphi = 13$


$$r_a - r_e \leq 2 - 1 \text{ or equivalently } r_e \geq r_a - 1$$

$$r_e - r_f \leq 0 - 1 \text{ or equivalently } r_f \geq r_e + 1$$

$$r_f - r_g \leq 0 - 1 \text{ or equivalently } r_g \geq r_f + 1$$


$$r_g - r_f \leq 2 - 1 \text{ or equivalently } r_f \geq r_g - 1$$

$$r_g - r_c \leq 3 - 1 \text{ or equivalently } r_c \geq r_g - 2$$



Example $\varphi = 13$


Constraint graph:



Longest path from source



s -[12232100]

Retimed graph



Example $\varphi = 13$

u The solution is not unique



Relaxation-based retiming

- u **Most common algorithm for retiming**
 - s Avoids storage of matrices **W** and **D**
 - s Applicable to large circuits
- u **Rationale**
 - s **Search for decreasing φ in fixed step**
 - t Look for values of φ compatible with peripheral circuits
 - s **Use efficient method to determine legality**
 - t Network graph is often very sparse
 - s **Can be coupled with topological timing analysis**



Relaxation-based retiming

- u Start with a given cycle-time φ
- u Look for paths with excessive delays
- u Make such paths shorter
 - s By bringing the terminal register closer
 - s Some other paths may become longer
 - s Namely, those path whose tail has been moved
- u Use an iterative approach


Relaxation-based retiming

- u Define data ready time at each node
 - s Total delay from register boundary
- u Iterative approach
 - s Find vertices with *data ready* $> \varphi$
 - s Retime these vertices by 1
- u Algorithm properties
 - s If at some iteration there is no vertex with *data ready* $> \varphi$, a legal retiming has been found
 - s If a legal retiming is not found in $|V|$ iterations, then no legal retiming exists for that φ


Example $\varphi = 13$ iteration = 1



Example $\varphi = 13$ iteration = 2









Example $\varphi = 13$ iteration = 3



Retiming for minimum area

- u Find a retiming vector that minimizes the number of registers
- u Simple area modeling
 - s Every edge with a positive weight denotes registers
 - s Total register area is proportional to the sum of all weights
- u Register sharing model
 - s Every set of positively-weighted edges with common tail is realized by a shift register with taps
 - s Total register area is proportional to the sum, over all vertices, of the maxima of weights on outgoing edges

Example



Minimum area retiming simple model

- u **Register variation at node v**

- s $r_v (\text{indegree}(v) - \text{outdegree}(v))$

- u **Total area variation:**

- s $\sum r_v (\text{indegree}(v) - \text{outdegree}(v))$

- u **Area minimization problem:**

- s **Min** $\sum r_v (\text{indegree}(v) - \text{outdegree}(v))$

- s **Such that** $r_i - r_j \leq w_{ij}$ **for all** (v_i, v_j)

Minimum area retiming under timing constraint

u Area recovery under timing constraint

- s $\text{Min } \sum r_v (\text{indegree}(v) - \text{outdegree}(v))$ such that:
- s $r_i - r_j \leq w_{ij}$ for all (v_i, v_j) and
- s $r_i - r_j \leq W(v_i, v_j) - 1$ for all (v_i, v_j) such that $D(v_i, v_j) > \varphi$

u Common implementation is by integer linear program

- s Problem can alternatively be transformed into a matching problem and solved by Edmonds-Karp algorithm

u Register sharing

- s Construct auxiliary network and apply this formulation.
- s Auxiliary network construction takes into account register sharing

Other problems related to retiming

u Retiming pipelined circuits

- s Balance pipe stages by using retiming
- s Trade-off latency versus cycle time

u Peripheral retiming

- s Use retiming to move registers to periphery of a circuit
- s Restore registers after optimizing combinational logic

u Wire pipelining

- s Use retiming to pipeline interconnection wires
- s Model sequential and combinational macros
- s Consider wire delay and buffering

Summary of retiming

- u **Sequential optimization technique for:**
 - s **Cycle time or register area**
- u **Applicable to**
 - s **Synchronous logic networks**
 - s **Architectural models of data paths**
 - t **Vertices represent complex (arithmetic) operators**
 - s **Exact algorithm in polynomial time**
- u **Extension and issues**
 - s **Delay modeling**
 - s **Network granularity**

Module 3

u Objective

- s Relating state-based and structural models
- s State extraction

Relating the sequential models

- u **State encoding**

- s Maps a state-based representation into a structural one

- u **State extraction**

- s Recovers the state information from a structural model

- u **Remark**


- s A circuit with n registers may have 2^n states
- s Unreachable states

State extraction

u State variables: p, q

u Initial state $p=0; q=0$;

u Four possible states



State extraction

u Reachability analysis

- s Given a state, determine which states are reachable for some inputs
- s Given a state subset, determine the reachable state subset
- s Start from an initial state
- s Stop when convergence is reached

u Notation:

- s A state (or a state subset) is represented by an expression over the state variables
- s Implicit representation

Reachability analysis

- u **State transition function: f**

- u **Initial state: r_0**

- u **States reachable from r_0**

- s Image of r_0 under f

- u **States reachable from set r_k**

- s Image of r_k under f


- u **Iteration**

- s $r_{k+1} = r_k \cup (\text{image of } r_k \text{ under } f)$


- u **Convergence**

- s $r_{k+1} = r_k$ for some k

Example



(a)



(b)

- Initial state $r_0 = p'q'$.
- The state transition function $\mathbf{f} = \begin{bmatrix} x'p'q' + pq \\ xp' + pq' \end{bmatrix}$

Example

u Image of $p' q'$ under f :

s When ($p = 0$ and $q = 0$), f reduces to $[x' \ x]^T$

s Image is $[0 \ 1]^T \cup [1 \ 0]^T$

u States reachable from the reset state:

s ($p = 1; q = 0$) and ($p = 0; q = 1$)



s $r_1 = p' q' + pq' + p' q = p' + q'$

u States reachable from r_1 :

s $[0 \ 0]^T \cup [0 \ 1]^T \cup [1 \ 0]^T$

u Convergence:

s $s_0 = p' q'$; $s_1 = pq'$; $s_2 = p' q$;



Completing the extraction

- u **Determine state set**

- s **Vertex set**

- u **Determine transitions and I/O labels**

- s **Edge set**

- s **Inverse image computation**

- s **Look at conditions that lead into a given state**

Remarks

- u Extraction is performed efficiently with implicit methods
- u Model transition relation $\chi(i, x, y)$ with BDDs
 - s This function relates possible triples:
 - t (input, current_state, next_state)
 - s Image of r_k :
 - t $S_{i,x} (\chi(i,x,y) r_k(x))$
 - t Where r_k depends on inputs x
 - s Smoothing on BDDs can be achieved efficiently

Summary

- u State extraction can be performed efficiently to:**
 - s Apply state-based optimization techniques**
 - s Apply verification techniques**
- u State extraction is based on forward and backward state space traversal:**
 - s Represent state space implicitly with BDDs**
 - s Important to manage the space size, which grows exponentially with the number of registers**