

TEST OF VLSI SYSTEMS FINAL WRITTEN EXAMINATION POLICIES

1. TIME AND PLACE

The duration of the final written examination is two hours.

The final written examination is scheduled by the Service Académique. Please check the web site of Service Académique prior to taking the exam, since the date and time may be changed.

<http://is-academia.epfl.ch/>

Provisionally, the examination has been scheduled by SAC on Wednesday, **January 29, 2025**, from 15:15 through 17:15, in classroom BCH-2201.

It is your responsibility to cross-check !

2. TOPICS

Full course, including the content of lectures, exercises, and practical laboratory sessions.

Following topics **are part** of the written examination.

Class #1 topics (full): Motivation for testing, economy of test, ATE, Yield and Defect level

Class #2 topics (full): Fault modeling

Class #3 topics (partial): Fault simulation, types of fault simulators, levelization, serial, parallel and deductive fault simulation

Class #4 topics (full): Testability measures, combinational and sequential SCOAP (the theory of sequential SCOAP is included !)

Class #5 topics (full): ATPG, combinational and sequential ATPG, search space abstractions, D-calculus and D-algorithm, concept of PODEM, time-frame expansion

Class #6 topics (full): Design for testability, scan-path design, JTAG boundary-scan

Class #7 topics (full): BIST I, LFSRs

Class #8 topics (full): BIST II, response/signature analysis, MISR, BILBO

Class #9 topics (full): memory faults, memory tests including march tests, Iddq.

Exercise #1, exercise #2, exercise #3, exercise #4, exercise #5, exercise#6, exercise#7.

Practical laboratory sessions are part of the written exam: be able to explain the concepts you have applied.

Following topics are **not** part of the written examination

Class #3 topics (partial): Concurrent fault simulation and fault sampling

Class #4 topics (partial): no exercise on sequential SCOAP will be proposed (the theory however, is in)

Class #9 topics (partial): slides 37-42 on delay-fault test generation.

(the class #, and exercise # refers to the number printed on the first page of the handout slides and exercises.)

3. EXAMINATION POLICIES

The final examination will be conducted as a closed-book examination. The examination will consist of theoretical questions to be answered (short and detailed), as well as exercises to be solved.

Student's ID card are controlled during the examination. Please place your student's ID on the forefront of the table.

No question will be answered during the examination time. Should you be in situation of uncertainty, please carefully formulate all hypothesis or assumptions you are stating.

4. DISTRIBUTED ITEMS

The examination documents including scratch paper (working sheets) will be distributed.

The formulary consisting of an arrangement of course transparencies, and provided with the Midterm Exam Policies document and the Midterm Exam will be distributed along with the examination documents.

5. RECOMMENDED ITEMS

Please make sure to bring pens, pencils.

6. FORBIDDEN ITEMS

No written document of any sort may be taken to the examination (no book, no transparencies, no handwritten notes, etc.). Blank paper will be provided.

Usage of information processing and telecommunication devices in a general sense is not permitted (no computer, no hand calculator, no electronic agenda, no cell phone, etc.).

7. GRADING

The final is graded, and accounts for 50% of the course grade.

8. COURSE WEB SITE

Please check the course web site on a regular basis.

URL: <http://moodle.epfl.ch/course/view.php?id=293>

Test of VLSI Systems

Final written examination

Formulary

This document must be returned along with the examination documents

Cost of production test (1)

$$\text{Testing cost} = N_c \cdot C_s \cdot T_m$$

N_c = total number of circuits

C_s = cost of testing per second

T_m = mean time of testing per circuit

$$T_m = \sum_{i=1}^n T_i (1 - P_{i-1})$$

n = number of test vectors

T_i = processing time for test number i

$P_{(i-1)}$ = probability of a defect to be detected during the application of tests prior to test i

Cost of production test (2)

$$C_s = ((D_t + D_h) + M_t + O_t) \cdot \left(\frac{1}{T_{\text{test, per}}} \right) \cdot \left(\frac{T_{\text{prod, per}} + T_{\text{down, per}} + T_{\text{idle, per}}}{T_{\text{prod, per}}} \right)$$

total annual cost

testing time (s)

occupation rate

C_s = cost of testing per second

D_t, D_h = depreciation of tester and handler over the period $T_{\text{test, per}}$:

$$D_t + D_h = C_t / (T_{\text{test, tot}} / T_{\text{test, per}}) \quad (\text{linear depreciation})$$

C_t = fixed cost of tester

M_t = maintenance cost

O_t = operating cost and personnel (building, facilities, auxiliary equipment)

$T_{\text{test, tot}}$ = total testing time (typically given in years)

$T_{\text{test, per}}$ = testing time during period per (typically given in weeks)

$T_{\text{prod, per}}$ = usage time of tester during period per

$T_{\text{down, per}}$ = down time of tester during period per

$T_{\text{idle, per}}$ = idle time of tester during period per

Fault list propagation rules

propagation rules for main Boolean gates in a deductive fault simulator

Gate	Input		output z	output fault list L_z
	a	b		
AND	0	0	0	$[L_a \cap L_b] \cup z_l$
	0	1	0	$[L_a \cap \bar{L}_b] \cup z_l$
	1	0	0	$[\bar{L}_a \cap L_b] \cup z_l$
	1	1	1	$[L_a \cup L_b] \cup z_0$
OR	0	0	0	$[L_a \cup L_b] \cup z_l$
	0	1	1	$[\bar{L}_a \cap L_b] \cup z_0$
	1	0	1	$[L_a \cap \bar{L}_b] \cup z_0$
	1	1	1	$[L_a \cap L_b] \cup z_0$
NOT	0		1	$L_a \cup z_0$
	1		0	$L_a \cup z_l$

$\cup$ stands for union, $\cap$ represents intersection, and $\bar{}$ complementation

Singular cover tables

Function	Essential prime implicants: Karnaugh	Essential prime implicants: table
AND		Singular cover: AND a b z 0 0 0 0 1 0 1 0 0 1 1 1
NAND		Singular cover: NAND a b z 0 0 1 0 1 1 1 0 1 1 1 0
OR		Singular cover: OR a b z 0 0 1 0 1 1 1 0 1 1 1 1
NOR		Singular cover: NOR a b z 0 0 0 0 1 0 1 0 0 1 1 0
XOR		Singular cover: XOR a b z 0 0 0 0 1 1 1 0 1 1 1 0
XNOR		Singular cover: XNOR a b z 0 0 1 0 1 0 1 0 0 1 1 1
NOT		Singular cover: NOT a b z 0 0 0 0 1 1 1 0 1 1 1 0

EE530 2024

Test of VLSI Systems - Class 2024 - BNMS/EPFL

Midterm/FinalFormulary 5

D-calculus (1)

D-intersection defines how different D-cubes coexist for different gates in the circuit

This set of rules is applied in the propagation phase, where D must be propagated to a primary output, and justification phase

$\cap$	0	1	X	D	$\bar{D}$
0	0	ϕ	0	Ψ	Ψ
1	ϕ	1	1	Ψ	Ψ
X	0	1	X	D	$\bar{D}$
D	Ψ	Ψ	D	μ	λ
$\bar{D}$	Ψ	Ψ	$\bar{D}$	λ	μ

ϕ empty, Ψ undefined, λ or μ requires inversion of D and $\bar{D}$

EE530 2024

Test of VLSI Systems - Class 2024 - BNMS/EPFL

Midterm/FinalFormulary 6

D-calculus (2)

ϕ empty, Ψ undefined:

- the cubes are incompatible
- meeting a Ψ and ϕ during the progression of the algorithm means that the proposed solution is not viable $\rightarrow$ backtrack to another solution

example: intersection of cubes 0XX and 1XX

$$0XX \cap 1XX = \phi XX$$

these two cubes cannot coexist

λ or μ requires inversion of D and $\bar{D}$:

- if both λ and μ occur during D-intersection, then the cubes are incompatible
- if only μ occurs, then $D \cap D = D$ and $\bar{D} \cap \bar{D} = \bar{D}$
- if only λ occurs
 - transform the second cube as follows: $D \rightarrow \bar{D}$ and $\bar{D} \rightarrow D$
 - then, apply D-intersect again, considering the μ rule described above

EE530 2024

Test of VLSI Systems - Class 2024 - BNMS/EPFL

Midterm/FinalFormulary 7

March test notation (1)

Following notation is standard in the description of memory testing protocols

Notation	Action
r	read operation
w	write operation
r0	read a 0 from the memory location
r1	read a 1 from the memory location
w0	write a 0 to the memory location
w1	write a 1 to the memory location
$\uparrow$	write a 1 to a cell containing a 0: the cell has a rising transition
$\downarrow$	write a 0 to a cell containing a 1: the cell has a falling transition
$\updownarrow$	complement the cell contents
∇	any memory write operation
$\uparrow\uparrow$	increase memory address
$\downarrow\downarrow$	decrease memory address
$\updownarrow\updownarrow$	addressing order can be either increasing or decreasing

EE530 2024

Test of VLSI Systems - Class 2024 - BNMS/EPFL

Midterm/FinalFormulary 8