

(15)

Logical Effort Summary

18.10.2019

- Purpose: delay characterization and sizing
- Delays are relative to a unit delay τ : intrinsic min. inv. delay (unloaded)
- Model: no technology constants

Principle:

$$d = p + h \cdot g \leftarrow \text{logical effort}$$

$\swarrow$ cell delay $\swarrow$ parasitic delay $\swarrow$ electrical effort

d : from an input to an output
(different d 's per gate are possible)

How to find parameters p , d , h ?

p : multiples of a unit capacitance connected ~~to~~ directly to the output net of the gate, divided by that of min-size inverter
"unit capacitance" = capacitance presented to the output by an NMOS of minimum size

For $\beta=2$, a min-size inv. has 3 unit caps at the output.
Its $p=1$.

A NAND has 6 unit sizes ^{drive} (good-matched to a unit inverter. $p\text{-NAND} = 2$)

p : independent of sizing

g : Logical effort; logic-overhead in terms of input-load to realize logic function, relative to an inverter

$$g = \frac{C_{in}^{gate}(\text{min-size})}{C_{in}^{inv}(\text{min-size})}$$

C_{in}^* : ~~unit~~ input/gate capacitance "normalized":

Capacitance of the relevant input relative to that of a minimum size NMOS (C^0)

h : Electrical effort; requires knowledge of the "context" output-load relative to the driving capability (input load)

$$h = \frac{C_{load}}{C_{in}^{gate}(\text{actual-size})} = \frac{C_{load}}{f_e C_x^0} = \frac{C_{load}}{f_e C_{in}^{gate(x)}(\text{min}) \cdot C^0}$$

f_e : Upsizing factor of the gate l relative to the

$$C_{load} = \gamma_{l+1} C_{in}^{(min)} C_{gate(l+1)}^{(min)} C_{out}^{(min)} \\ \rightarrow h_l = \frac{\gamma_{l+1} C_{in}^{(min)} C_{gate(l+1)}^{(min)}}{\gamma_l C_{in}^{(min)} C_{gate(l)}^{(min)}} \quad (\text{independent of } C^0) \quad \text{global}$$

• For first gate: $\gamma_l \equiv 1$

• For last gate ($l=N$)

$$\rightarrow h_l = \frac{C_L / C^0}{\gamma_l C_{in}^{(min)} C_{gate(l)}^{(min)}} \quad l=N$$

$$C_l^0 = C_{in}^{(min)} \cdot C^0 \quad \text{per gate-type}$$

Sizing: Define Path-Electrical Effort (H) and Path-Logical Effort (G) (indep. of sizing)

$$G = \prod_{l=1}^N g_l \quad H = \prod_{l=1}^N h_l = \frac{C_L}{\gamma_1 C_1^0} \quad \gamma_1 \equiv 1$$

indep. of sizing first gate

Define: Path-Intrinsic Delay (indep. of sizing)

$$P = \sum_{l=1}^N P_l$$

Min path delay: $D_{min} = P + N \sqrt[3]{GH}$

Effort-Delay of each stage for min delay: $\hat{f} = \sqrt[3]{GH}$

Gate sizing:

- stage-by-stage: left-to-right: $\gamma_n = \hat{f} \gamma_{n-1} \frac{C_{n-1}^0}{C_n^0} = \frac{1}{g_{n-1}}$
 $n=2, \dots, N$

right-to-left: $\gamma_n = \frac{1}{\hat{f}} g_n \frac{\gamma_{n+1} C_{n+1}^0}{C_n^0}$
 $n=N, N-1, \dots, 2$

- Immediate: $\gamma_n = \hat{f}^{n-1} \gamma_1 \prod_{i=1}^n \frac{1}{g_i} = \frac{1}{\hat{f}^{N-n+1}} \prod_{i=1}^N g_i \frac{C_L}{C_n^0}$