



### Topic 3:

I/O and Peripheral Devices Management

Systèmes Embarqués Microprogrammés




#### Content of Session

- Types of I/O and peripheral management
  - I/O interfaces and required management operations
  - Synchronization between I/O devices and microprocessors' CPUs
  - Prioritizing multiple interrupt sources: multi-level interrupts handling
- I/O management for ARM architectures
  - I/O peripheral subsystem in ARM microprocessors
  - Management of timers in the NDS using the *libnds* library
  - Use of timers and screen together in the NDS:
     designing a chronometer game

### **EPFL** I/O and peripheral management on the NDS


- Two 32-bit ARM cores manage the I/O and peripherals
  - ARM 946E-S: most of the keys, LCD TFT, GBA flash
  - ARM 7TDMI-S: sound, wifi, touchscreen, screen open-close and X-Ykeys





## Interface to I/O subsystem and design considerations

- I/O subsystem enables the interaction of the CPU with the "external" world in Von-Neumann and Harvard computing architectures
  - Access through a <u>bus (shared medium)</u> to connect variable number of peripherals
- Three main design considerations
  - Request and transfer of operation and command/data with the CPU
  - Synchronization of component status (being utilized, ready or not)
  - Prioritize handling from different peripherals that request concurrent transfers






## Basic functionality needed in I/O peripheral to process request from CPU

- Addressing: selection of I/O device for the microprocessor to do the transfer
- Transfer: data communication between microprocessor and peripheral
  - Type of data transfer
    - Read: microprocessor ← peripheral
    - Write: microprocessor → peripheral
  - Conversions between data formats
    - Electrical levels (TTL: 1 > 2.0V; 0 < 0.8V; RS-232-C: 1 < -3.0V; 0 > +3.0V)
    - Coding conversion (e.g., ASCII-Binary, float and double, etc.)
    - Serial-parallel vs. parallel-serial conversion
    - Analog-digital vs. digital-analog conversion
- Synchronization: transfer control mechanism for the microprocessor to know
  - If the peripheral is ready to receive and send data
  - If the peripheral has finished a transfer and it is ready to receive a new one



## Implementation of I/O peripheral functionality: interfaces, drivers and libraries

- Peripherals are always connected with the microprocessor through a hardware interface (= hardware controller = adapter = I/O card)
  - Translation of CPU orders to the peripheral
- Software <u>driver</u>: defines the set of basic operations and configuration operations of the hardware interface (e.g., read(), write(), etc.)
  - Reads/Writes in a set of registers of the hardware interface
- Function <u>library</u>: set of high-level operations where each operation needs to call a group of basic operations of the driver (e.g., *printf()*)



#### **Example**


CPU Orders (SW driver) → HW interface
Read N bytes starting from
Surface S
Cylinder C
Sector T


Orders HW Interface → peripheral
Position heads in cylinder C
Position heads in sector T
Select head of surface S
Read N bytes
Remove heads

### **EPFL**

#### Structure of the I/O Interface

- Communication from CPU to peripheral requires four interface registers:
  - Output data register
    - Used by CPU to write data to be sent
  - Input data register
    - Used by peripheral to write data to be returned to the CPU
  - 3. Status register
    - Read by CPU to know peripheral status
      - Device ready/not; Data reg. full/empty; Transfer done/not
  - Control register
    - Writen by the CPU to transmit orders to the peripheral
      - DRAM: read/write N bytes in row R, column C
      - Printers: print character, jump line, jump page, etc.
- Two options to access them:
  - Access using memory addresses: memory-mapped peripherals (ARM)
  - Special assembly instructions (x86)








### Synchronization I/O device and CPU

- Mechanism required each time the CPU wants to send/receive data to/from a peripheral in order to ensure that the device is ready to perform the transfer
- Two basic mechanisms for I/O subystem syncronization
  - Programmed I/O with active waiting response
  - I/O interrupts
    - Exceptions are high-priority interrupts in ARM processors
       (typically due to hardware errors or unexpected external system events)



## Synchronization I/O device and CPU: Programmed I/O with active waiting response

- Use of a <u>loop</u> in the CPU each time it wants to perform a transfer
  - Check continously in software the status of the peripheral until it becomes ready to perform the I/O transfer
- Problems
  - The CPU does not do useful work during the waiting loop
    - Slow peripherals make the loop repeat thousands of times
  - Program execution is stopped during I/O operations
    - E.g., in a videogame it is not possible to stop the game dynamism while user presses a key or moves the touchpad
  - Impossibility to attend multiple peripherals
    - While the CPU is waiting for a peripheral to get ready for a transfer, it is not possible to serve another peripheral






## Synchronization I/O device and CPU: I/O interrupts

 I/O Interrupts/exceptions: <u>peripheral indicates CPU</u> when it is ready to perform a transfer, by activating a special dedicated line: *Interrupt Request Line* (*INTR*)

- No waiting loop
- Multi-source interrupt: Several INTR lines possibly arrive to the CPU, which decides which peripheral can interrupt the current program execution
- Interrupts are managed using a special type of CPU function (set of assembly instructions): Interrupt Handler
  - Each time a CPU receives an interrupt request, it jumps to execute the interrupt handler after the current program assembly instruction
  - The interrupt handler performs the I/O operation and reconfigures the peripheral control register to get ready for next transfer
    - Handlers should last as little as possible



**MEM** 

INTR<sub>0</sub>

1/0

peripherals

**BUS** 

**CPU** 




## Synchronization I/O device and CPU: I/O interrupts vs. user functions

#### Similarities

- Both break the usual program sequence
  - We need to save the registers that we use inside the handler of the user function (*r0...rn*)
- Both require saving program counter (PC) in the stack:
  - At the end of both we need to return to the next instruction from where the program jumped

#### Differences

- An interrupt handler can run without the control of the system designer
  - A user function only runs when the program requests it
- Interrupt handlers need to save the current program status register (*cpsr*) in the stack and restore it before returning to the program
  - Their execution status is not related to the user main program, while in functions it is related





### Prioritizing multiple interrupt sources: Multi-level interrupts handling

- Multiple levels of interrupts: exception vectors table
  - Several INTR lines: one handler for each of them
  - Each level has a different priority according to how urgent handling the peripheral is (system designer decides)
- Use of <u>priority decoder</u> to handle priorities among lines 0x10
   Use of <u>priority decoder</u> to handle priorities among lines 0x10
  - Handling always the highest priority device
    - Store in stack **PC** and **cpsr** if a higher priority request arrives
  - If two devices use the same priority: first-in first-serve policy

Address vectors table

0x1C Address handler INTR0

0x18 Address handler INTR1

Address handler INTR2
Address handler INTR3


**Exception** 

Address handler INTR4

0x00

0x14

Address handler INTR<sub>n-1</sub>




- Enable/disable priority levels: special cpsr modification instructions in ARM
  - Enabling or disabling certain bits in the <u>interrupt handling mask register</u>

### **EPFL**


### Example of multi-level interrupt handling


- System with 3 levels of interrupts  $\left\{\begin{array}{l} \text{INTR}_0 \\ \text{INTR}_1 \\ \text{INTR}_2 \end{array}\right\}$  (INTR $_0 < \text{INTR}_1 < \text{INTR}_2$ )

  Control Program Status Register  $\text{cpsr:} \quad |\mathbf{b}_2|\mathbf{b}_1|\mathbf{b}_0 \quad \text{Mask bits} \left\{\begin{array}{l} \text{If } \mathbf{b}_k = 1 \rightarrow \text{INTR}_k \text{ level enabled} \\ \text{If } \mathbf{b}_k = 0 \rightarrow \text{INTR}_k \text{ level masked} \end{array}\right\}$
- Suppose that 3 interrupt requests arrive: INTR<sub>1</sub> INTR<sub>0</sub> INTR<sub>2</sub>





cpsr






100





cpsr

100



cpsr



## I/O peripheral subsystem in ARM microprocessors

- I/O peripheral subsystem is memory-mapped
  - The peripheral ports are part of the 32-bit (4GB) memory address space
- Number of INTR lines/devices: ARM exception vectors table Exception
  - Multiple devices can share the same INTR
  - Exception priorities (smaller number means higher priority)
    - 1. Reset
    - Data Abort
    - 3. FIQ
    - 4. IRQ
    - 5. Reserved Used only in ARM v6
    - Prefetch Abort
    - 7. Undefined Inst / SWI (software interrupt, defined by the system designer)
- In NDS we can only control one interrupt priority (SWI) for all peripherals
  - We define how we assign priorities between devices interrupts on the handler code
  - The rest of interrupt levels are all managed automatically by the NDS

0x1C **FIQ** 0x18 IRQ 0x14(Reserved) 0x10**Data Abort** 0x0C**Prefetch Abort** 80x0 Software Interrupt 0x04 **Undefined Instruct** 0x00Reset


**Address** 

vectors table

All interrupt sources handled in the NDS using the library methods



## Program status registers (*cpsr*): Information about ARM microprocessor status



- Condition code flags (or bits)
  - N = Negative result from ALU
  - Z = Zero result from ALU
  - C = ALU operation Carried out
  - V = ALU operation oVerflowed

- Sticky overflow flag Q flag
  - Architecture 5TE/J only (ARM9)
  - Indicates if saturation has occurred

#### Managed automatically by NDS (libnds library)

- Interrupt Disable bits.
  - I = 1: Disables the IRQ.
  - F = 1: Disables the FIQ
- Mode bits
  - Specify the processor mode

#### T Bit

- Architecture xT only
- T = 0: Processor in ARM state
- T = 1: Processor in Thumb state
- J bit
  - Architecture 5TEJ only (ARM9)
  - J = 1: Processor in Jazelle state



### Sources of interrupts in the NDS

- 25 sources:
  - Graphic (x2)
  - Timer (x4)
  - DMA (x4)
  - Keypad
  - GBA Flashcard
  - FIFO
  - DS Card
  - GFX FIFO
  - Power Management
  - SPI
  - WIFI
  - ...

Examples of interruption events (IRQ\_MASK) defined in the *libnds* library

Libnds	Description	
IRQ_VBLANK	Vertical blank	
IRQ_TIMER0	Timer 0	
IRQ_KEYS	Keypad	
IRQ_WIFI	WIFI	
IRQ_DMA0	DMA 0	

All of them can be consulted in the VM in

/opt/devkitPro/libnds/include/nds/interrupts.h




## How to handle NDS interruptions: *libnds* application programmer interface (API)

- Initialize interrupts subsystem
  - void irqInit();
    - Usual way to initialize peripherals (except when using sound)
- Specify the handler to use for the given interrupt
  - void irqSet(IRQ\_MASK irq, VoidFunctionPointer handler);
- Remove the handler associated with the interrupt
  - void irqClear(IRQ\_MASK irq);
- Allow the given interrupt to occur
  - void irqEnable(uint32 irq);
- Prevent the given interrupt from occurring
  - void irqDisable(uint32 irq);




## Example of interruption in libnds API: Handling a key interrupt





### Timers in NDS


4 timers available in the NDS





## Handling interrupts using the libnds API: the Timers

- 4 timers available in the NDS
- Libnds provides several macros to deal with timers:



- TIMER\_CR(n)
  - Returns a de-referenced pointer to the timer control register n
- TIMER\_DATA(n)
  - Returns a de-referenced pointer to the data register for timer n
- TIMER\_ENABLE
  - Enable the timer
- TIMER\_DIV\_VALUE, with VALUE= 1, 64, 256, or 1024
  - Timer will count at (33.514 / VALUE) MHz
- TIMER\_FREQ\_VALUE (freq), with VALUE= 64, 256, or 1024
  - Set up the register value to start and overflow each 1/freq second
- TIMER\_IRQ\_REQ
  - Timer will request an interrupt on overflow (see TIMER\_FREQ\_VALUE (freq)) 20



## Handling interrupts using the libnds API: the Timers

- Basic macros that *libnds* provides to deal with timers:
  - Macros to access specific timer registers
    - TIMER\_CR(n)
       Returns timer control register for timer 'n'
  - Macros to set up the registers

TIMER\_DATA(n)

Returns data register for timer 'n'

- TIMER DIV 1
- TIMER DIV 64
- TIMER DIV 256
- TIMER\_DIV\_1024

Timer will count at (33.514/number) MHz

TIMER\_ENABLE

**Enable timer** 

TIMER IRQ REQ

Timer will request an interrupt on overflow

- TIMER\_FREQ(n)
- TIMER\_FREQ\_64(n)
- TIMER\_FREQ\_256(n)
- TIMER\_FREQ\_1024(n)

Compute starting point of the register for a given frequency 'n'


### **EPFL**

### Interruption: libnds API (Timer Example)

How to use these macros?

Example:





Access to Timer 0 data register

Set up the register value (in Hz) to a starting point which will make it overflow each 1/125 = 0.008 second



### Interruption: libnds API (Timer Example)

Example configuring two timers: DIV\_1 and DIV\_3


**DIV\_1:** F1 = 
$$33.514$$
 MHz T1 =  $1/F1$  second

**DIV\_3**: 
$$F3 = 11.171 \text{ MHz}$$
  
 $T3 = 1/F3 \text{ second}$ 

Higher frequency

Higher resolution

More accurate timer



	DIV_1	DIV_3
end - start = nr. of periods	7	3
Measured execution time	7 * T1 = 0.208 μs	3 * T3 = 0.268 µs



### Interruption: libnds API (Timer Example)

- TIMER\_DATA(0) is incremented each TIMER0 tick
  - Maximum measured ticks = 2<sup>16</sup> 1
  - An interrupt is fired on overflow

	DIV_1	DIV_1024
Maximum measured time	$(2^{16} - 1) / 33514000 = 1.9$ ms	$(2^{16} - 1) * 1024 / 33514000 = 2s$

How to make it fire an interrupt each X seconds for DIV\_1024?

X = (number of ticks) \* period (number of ticks) = X / period = X \* frequency  $TIMER_DATA(0) = (2^{16} - 1) - (number of ticks)$ 

**Equivalent** 

 $TIMER_DATA(0) = TIMER_FREQ_1024(Y);$ 

$$Y = 1/X$$
 (in Hz)

Interrupt each 1s


$$Y = 1 / 1 = 1$$

Inter. each 100msY = 1 / 0.1 = 10



#### Possible Timer Resolutions in libnds API

Which values are possible to use with TIMER\_FREQ\_X(n)?



Divider	F <sub>CYCLE</sub> =(33.514/DIV)MHz	T <sub>CYCLE</sub> =1/F <sub>CICLE</sub>	F <sub>MIN</sub> =F <sub>CYCLE</sub> /2 <sup>16</sup>	T <sub>MAX</sub> =2 <sup>16</sup> T <sub>CYCLE</sub>
TIMER_DIV_1	33.514 MHz	29.838 ns	511.383 Hz	1.955 ms
TIMER_DIV_64	523.656 kHz	1.910 us	7.990 Hz	125.151 ms
TIMER_DIV_256	130.914 kHz	7.639 us	1.998 Hz	500.603 ms
TIMER_DIV_1024	32.729 kHz	30.554 us	0.499 Hz	2.002 s



## Practical Work 5: Interrupts in the NDS to control multiple Timers

- Measuring Time
  - Precise way to measure time using the timers

```
int result, number;
result = floor(sqrt((double) number));
result = iSqrt(number);
```

- Which function takes more time?
- How much?
- Need to handle interrupts for accuracy!
  - Timers, Graphic (VBlank), Keys....
- Can we use them to create a small game?





## Practical Work 5: Interrupts in the NDS to control multiple Timers

- Exercises (and homework)
  - Exercise 1 Measure time using timers
  - Exercise 2 Implementing a chronometer using 2 timers' interrupt
  - Exercise 3 Implementing a chronometer using 1 timer
  - Exercise 4 Refreshing the screen properly using graphic interrupts
  - Exercise 5 Changing the color of the clock periodically
  - Exercise 6 Printing lap time with the keys
  - Additional Exercise:
    - Time challenge game



\_ \_



### **Questions?**





# Let's use the ARM interrupts to create a chronometer in NDS!